MC74HCT138ADTR2 datasheet, PDF

Datasheet> All Categories > logic> logic> MC74HCT138ADTR2

MC74HCT138ADTR2: DescriptionHCT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16; Categorylogic logic; File Size100KB，8 Pages; ManufacturerON Semiconductor; Websitehttp://www.onsemi.cn; Environmental Compliance

Download Datasheet Parametric Compare View All

MC74HCT138ADTR2 Overview

HCT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16

MC74HCT138ADTR2 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	ON Semiconductor
Parts packaging code	TSSOP
package instruction	TSSOP, TSSOP16,.25
Contacts	16
Reach Compliance Code	unknow
ECCN code	EAR99
Other features	3 ENABLE INPUTS
series	HCT
Input adjustment	STANDARD
JESD-30 code	R-PDSO-G16
JESD-609 code	e4
length	5 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	OTHER DECODER/DRIVER
MaximumI(ol)	0.004 A
Humidity sensitivity level	1
Number of functions	1
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	INVERTED
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP16,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260
power supply	5 V
Prop。Delay @ Nom-Su	45 ns
propagation delay (tpd)	45 ns
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
width	4.4 mm

Preview

Download Datasheet

View All

MC74HCT138A

1−of−8 Decoder/

Demultiplexer with LSTTL

Compatible Inputs

High−Performance Silicon−Gate CMOS

http://onsemi.com

The MC74HCT138A is identical in pinout to the LS138. The

HCT138A may be used as a level converter for interfacing TTL or

NMOS outputs to High Speed CMOS inputs.

The HCT138A decodes a three−bit Address to one−of−eight

active−lot outputs. This device features three Chip Select inputs, two

active−low and one active−high to facilitate the demultiplexing,

cascading, and chip−selecting functions. The demultiplexing function

is accomplished by using the Address inputs to select the desired

device output; one of the Chip Selects is used as a data input while the

other Chip Selects are held in their active states.

Features

MARKING

DIAGRAMS

PDIP−16

N SUFFIX

CASE 648

MC74HCT138AN

AWLYYWWG

•

Output Drive Capability: 10 LSTTL Loads

TTL/NMOS Compatible Input Levels

Outputs Directly Interface to CMOS, NMOS, and TTL

Operating Voltage Range: 4.5 to 5.5 V

Low Input Current: 1.0

In Compliance with the Requirements Defined by JEDEC Standard

No. 7A

•

Chip Complexity: 122 FETs or 30.5 Equivalent Gates

•

Pb−Free Packages are Available*

SOIC−16

D SUFFIX

CASE 751B

HCT138AG

AWLYWW

TSSOP−16

DT SUFFIX

CASE 948F

WL, L

Y, YY

W, WW

Assembly Location

Wafer Lot

Year

Work Week

Pb−Free Package

HCT

138

ALYW

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 2 of this data sheet.

*For additional information on our Pb−Free strategy and soldering details, please

download the ON Semiconductor Soldering and Mounting Techniques

Reference Manual, SOLDERRM/D.

Semiconductor Components Industries, LLC, 2005

July, 2005 − Rev. 8

Publication Order Number:

MC74HCT138A/D

MC74HCT138ADTR2 Related Products

	MC74HCT138ADTR2	MC74HCT138A	MC74HCT138A_05	MC74HCT138ADR2	MC74HCT138AD
Description	HCT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16	HCT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDIP16	HCT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDIP16	HCT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16	HCT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16
series	HCT	HCT	HCT	HCT	HCT
Number of functions	1	1	1	1	1
Number of terminals	16	16	16	16	16
Maximum operating temperature	125 °C	125 Cel	125 Cel	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 Cel	-55 Cel	-55 °C	-55 °C
Output polarity	INVERTED	INVERTED	INVERTED	INVERTED	INVERTED
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal form	GULL WING	THROUGH-hole	THROUGH-hole	GULL WING	GULL WING
Terminal location	DUAL	pair	pair	DUAL	DUAL
Is it Rohs certified?	conform to	-	-	incompatible	incompatible
Maker	ON Semiconductor	-	-	ON Semiconductor	ON Semiconductor
Parts packaging code	TSSOP	-	-	SOIC	SOIC
package instruction	TSSOP, TSSOP16,.25	-	-	SOP, SOP16,.25	SOP, SOP16,.25
Contacts	16	-	-	16	16
Reach Compliance Code	unknow	-	-	_compli	_compli
ECCN code	EAR99	-	-	EAR99	EAR99
Other features	3 ENABLE INPUTS	-	-	3 ENABLE INPUTS	3 ENABLE INPUTS
Input adjustment	STANDARD	-	-	STANDARD	STANDARD
JESD-30 code	R-PDSO-G16	-	-	R-PDSO-G16	R-PDSO-G16
JESD-609 code	e4	-	-	e0	e0
length	5 mm	-	-	9.9 mm	9.9 mm
Load capacitance (CL)	50 pF	-	-	50 pF	50 pF
Logic integrated circuit type	OTHER DECODER/DRIVER	-	-	OTHER DECODER/DRIVER	OTHER DECODER/DRIVER
MaximumI(ol)	0.004 A	-	-	0.004 A	0.004 A
Humidity sensitivity level	1	-	-	1	1
Package body material	PLASTIC/EPOXY	-	-	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	-	-	SOP	SOP
Encapsulate equivalent code	TSSOP16,.25	-	-	SOP16,.25	SOP16,.25
Package shape	RECTANGULAR	-	-	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	-	-	SMALL OUTLINE	SMALL OUTLINE
method of packing	TAPE AND REEL	-	-	TAPE AND REEL	RAIL
Peak Reflow Temperature (Celsius)	260	-	-	240	235
power supply	5 V	-	-	5 V	5 V
Prop。Delay @ Nom-Su	45 ns	-	-	45 ns	45 ns
propagation delay (tpd)	45 ns	-	-	45 ns	45 ns
Certification status	Not Qualified	-	-	Not Qualified	Not Qualified
Maximum seat height	1.2 mm	-	-	1.75 mm	1.75 mm
Maximum supply voltage (Vsup)	5.5 V	-	-	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	-	-	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	-	-	5 V	5 V
surface mount	YES	-	-	YES	YES
technology	CMOS	-	-	CMOS	CMOS
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	-	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal pitch	0.65 mm	-	-	1.27 mm	1.27 mm
Maximum time at peak reflow temperature	40	-	-	30	NOT SPECIFIED
width	4.4 mm	-	-	3.9 mm	3.9 mm

Recommended Resources

Resistance ratio detector circuit

Universal high-fidelity (HiFi) audio processing circuit

Light controlled delay circuit (2)

PLL control of DC motor (1)

INA105 differential amplifier circuit with gain of 1

The most practical basic diagram circuit 04-transistor coupling circuit collection

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components