EEWORLDEEWORLDEEWORLD

Part Number

Search

SP6340EK1-L-X-C-A/TR

Description
Power Supply Management Circuit, Fixed, 1 Channel, PDSO6, LEAD FREE, MO-193AA, TSOT-6
CategoryPower/power management    The power supply circuit   
File Size1MB,32 Pages
ManufacturerExar
Environmental Compliance
Download Datasheet Parametric View All

SP6340EK1-L-X-C-A/TR Overview

Power Supply Management Circuit, Fixed, 1 Channel, PDSO6, LEAD FREE, MO-193AA, TSOT-6

SP6340EK1-L-X-C-A/TR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Parts packaging codeTSSOP
package instructionLEAD FREE, MO-193AA, TSOT-6
Contacts6
Reach Compliance Codeunknown
ECCN codeEAR99
Is SamacsysN
Other featuresRESET THRESHOLD VOLTAGES ARE 3.075V AND 1.050V
Adjustable thresholdNO
Analog Integrated Circuits - Other TypesPOWER SUPPLY MANAGEMENT CIRCUIT
JESD-30 codeR-PDSO-G6
JESD-609 codee3
length2.9 mm
Humidity sensitivity level1
Number of channels1
Number of functions1
Number of terminals6
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSOP6,.11,37
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
power supply1.8/5 V
Certification statusNot Qualified
Maximum seat height1.1 mm
Maximum supply current (Isup)0.03 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)0.9 V
surface mountYES
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch0.95 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width1.6 mm
Base Number Matches1
SP6340, SP6342
Dual
µPower
Supervisory
Circuit with Watchdog
FEATURES
Low operating voltage of 1.6V
Low operating current of 20µA typical
Monitors 2 supplies simultaneously
Reset asserted down to 0.9V
2% accuracy over temperature range
Open Drain (OD) or CMOS RSTB output
4 Reset Timeout Periods
50ms, 100ms 200ms, and 400ms
Watch Dog Timer Function
Independent Open Drain Watchdog Output
TSOT-6 package
Available in Lead Free Packaging
DESCRIPTION
SP6340 and SP6342
Dual
µPower
Supervisory
Circuit Family is a family of microprocessor
reset supervisory circuits with multiple reset voltages. The family provides low voltage
monitoring ability for up to two supplies with two precision factory-set thresholds. These
circuits perform a single function: if any of the input supply voltages drops below its
associated threshold, reset outputs are asserted. Products in the family offer watchdog
functionalities. SP6340 and SP6342 are packaged in a 6-pin TSOT package. All devices are
fully specified over -40
o
C to +85
o
C temperature range.
TYPICAL APPLICATION CIRCUIT
RSTB
GND
WDOB
6
5
4
SP6340
6 Pin TSOT
1
V1
2
V2
3
WDI
OPEN DRAIN RESET
SEE PAGE 2 FOR OTHER
AVAILABLE PINOUTS
Date: 4/10/06 Rev Dual
µPower
Supervisory Circuit Dual
µPower
Supervisory Circuit
SP6340 - SP6342
SP6340 - SP6342 J
© Copyright 2006 Sipex Corporation
© Copyright 2006 Sipex Corporation
1
How to configure 6410 OTG to host?
How to configure 6410 OTG to host, how to modify the hardware, how to configure the software?...
lianjingen Embedded System
 Waveform Generator Implemented on SoPC
SoPC is a special embedded microprocessor system. First, it is a system on chip ( SOC ) , that is, a single chip completes the main logic functions of the entire system; second, it is a programmable s...
feifei DSP and ARM Processors
I want to learn about the s3c2410 board, but I don’t know how to connect it to the computer?
I have an s3c2410 board and want to learn it, but I don't know how to connect it to the computer? Please guide me, seniors! The interface of the board does not have a serial port (it may have a serial...
chenseawind Embedded System
k70 transplanted ucosiii, I am about to faint.
It always enters hardfault, but single stepping does not progress, which is very strange....
nanfanglao@163 NXP MCU
Ask about FPGA synthesis
An exam question, as shown in the picture. The top of the picture shows the basic structure of LE, and the bottom is a piece of VHDL code. The question is how many LEs are used after VHDL synthesis? W...
sagastone FPGA/CPLD
Some issues with 3D packaging
[i=s] This post was last edited by shaorc on 2019-4-22 16:54 [/i] [Ask if you don't understand] As shown in the figure below, I used AD2018 to draw a device of SOT23-3 package type. After drawing it, ...
shaorc PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1538  2435  2670  143  394  31  50  54  3  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号