EEWORLDEEWORLDEEWORLD

Part Number

Search

MC74HC02ADT

Description
QUAD 2-INPUT NOR GATE HIGH-PERFORMANCE SILICON-GATE CMOS
Categorylogic    logic   
File Size96KB,7 Pages
ManufacturerMotorola ( NXP )
Websitehttps://www.nxp.com
Download Datasheet Parametric Compare View All

MC74HC02ADT Overview

QUAD 2-INPUT NOR GATE HIGH-PERFORMANCE SILICON-GATE CMOS

MC74HC02ADT Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMotorola ( NXP )
package instructionPLASTIC, TSSOP-14
Reach Compliance Codeunknow
seriesHC/UH
JESD-30 codeR-PDSO-G14
JESD-609 codee0
length5 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeNOR GATE
MaximumI(ol)0.004 A
Number of functions4
Number of entries2
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP14,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
power supply2/6 V
Prop。Delay @ Nom-Su22 ns
propagation delay (tpd)22 ns
Certification statusNot Qualified
Schmitt triggerNO
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)6 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
width4.4 mm
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Quad 2-Input NOR Gate
High–Performance Silicon–Gate CMOS
The MC54/74HC02A is identical in pinout to the LS02. The device inputs
are compatible with standard CMOS outputs; with pullup resistors, they are
compatible with LSTTL outputs.
Output Drive Capability: 10 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1.0
µA
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
Chip Complexity: 40 FETs or 10 Equivalent Gates
MC54/74HC02A
J SUFFIX
CERAMIC PACKAGE
CASE 632–08
1
14
14
1
N SUFFIX
PLASTIC PACKAGE
CASE 646–06
14
1
D SUFFIX
SOIC PACKAGE
CASE 751A–03
LOGIC DIAGRAM
A1
B1
A2
B2
A3
B3
A4
B4
2
1
3
5
4
6
8
10
9
11
13
12
PIN 14 = VCC
PIN 7 = GND
Y4
Y3
Y2
Y=A+B
Y1
14
1
DT SUFFIX
TSSOP PACKAGE
CASE 948G–01
ORDERING INFORMATION
MC54HCXXAJ
MC74HCXXAN
MC74HCXXAD
MC74HCXXADT
Ceramic
Plastic
SOIC
TSSOP
PIN ASSIGNMENT
Y1
A1
B1
Y2
A2
B2
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VCC
Y4
B4
A4
Y3
B3
A3
FUNCTION TABLE
Inputs
A
L
L
H
H
B
L
H
L
H
Output
Y
H
L
L
L
10/95
©
Motorola, Inc. 1995
3–1
REV 7

MC74HC02ADT Related Products

MC74HC02ADT MC74HC02AN MC74HC02AD MC74HC02A MC54HC02AJ MC54HC02A
Description QUAD 2-INPUT NOR GATE HIGH-PERFORMANCE SILICON-GATE CMOS QUAD 2-INPUT NOR GATE HIGH-PERFORMANCE SILICON-GATE CMOS QUAD 2-INPUT NOR GATE HIGH-PERFORMANCE SILICON-GATE CMOS QUAD 2-INPUT NOR GATE HIGH-PERFORMANCE SILICON-GATE CMOS QUAD 2-INPUT NOR GATE HIGH-PERFORMANCE SILICON-GATE CMOS QUAD 2-INPUT NOR GATE HIGH-PERFORMANCE SILICON-GATE CMOS
Maker Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP ) - Motorola ( NXP ) -
package instruction PLASTIC, TSSOP-14 DIP, DIP14,.3 SOP, SOP14,.25 - DIP, -
Reach Compliance Code unknow unknow unknown - unknow -
series HC/UH HC/UH HC/UH - HC/UH -
JESD-30 code R-PDSO-G14 R-PDIP-T14 R-PDSO-G14 - R-GDIP-T14 -
JESD-609 code e0 e0 e0 - e0 -
length 5 mm 18.86 mm 8.65 mm - 19.495 mm -
Load capacitance (CL) 50 pF 50 pF 50 pF - 50 pF -
Logic integrated circuit type NOR GATE NOR GATE NOR GATE - NOR GATE -
Number of functions 4 4 4 - 4 -
Number of entries 2 2 2 - 2 -
Number of terminals 14 14 14 - 14 -
Maximum operating temperature 125 °C 125 °C 125 °C - 125 °C -
Minimum operating temperature -55 °C -55 °C -55 °C - -55 °C -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY - CERAMIC, GLASS-SEALED -
encapsulated code TSSOP DIP SOP - DIP -
Package shape RECTANGULAR RECTANGULAR RECTANGULAR - RECTANGULAR -
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH IN-LINE SMALL OUTLINE - IN-LINE -
propagation delay (tpd) 22 ns 22 ns 22 ns - 22 ns -
Certification status Not Qualified Not Qualified Not Qualified - Not Qualified -
Maximum seat height 1.2 mm 4.69 mm 1.75 mm - 5.08 mm -
Maximum supply voltage (Vsup) 6 V 6 V 6 V - 6 V -
Minimum supply voltage (Vsup) 2 V 2 V 2 V - 2 V -
Nominal supply voltage (Vsup) 5 V 5 V 5 V - 5 V -
surface mount YES NO YES - NO -
technology CMOS CMOS CMOS - CMOS -
Temperature level MILITARY MILITARY MILITARY - MILITARY -
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) - Tin/Lead (Sn/Pb) -
Terminal form GULL WING THROUGH-HOLE GULL WING - THROUGH-HOLE -
Terminal pitch 0.65 mm 2.54 mm 1.27 mm - 2.54 mm -
Terminal location DUAL DUAL DUAL - DUAL -
width 4.4 mm 7.62 mm 3.9 mm - 7.62 mm -

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1390  940  2864  142  52  28  19  58  3  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号