D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
NTP18N06, NTB18N06
Power MOSFET
15 A, 60 V, N−Channel TO−220 & D
2
PAK
Designed for low voltage, high speed switching applications in
power supplies, converters and power motor controls and bridge
circuits.
N−Channel
Typical Applications
D
V
(BR)DSS
60 V
G
S
http://onsemi.com
R
DS(on)
TYP
90 mW @ 10 V
I
D
MAX
15 A
•
•
•
•
•
Power Supplies
Converters
Power Motor Controls
Bridge Circuits
Pb−Free Packages are Available
4
4
MAXIMUM RATINGS
(T
J
= 25°C unless otherwise noted)
Rating
Drain−to−Source Voltage
Drain−to−Gate Voltage (R
GS
= 10 mW)
Gate−to−Source Voltage
− Continuous
− Non−Repetitive (t
p
v
Symbol
V
DSS
V
DGR
V
GS
10 ms)
I
D
I
D
I
DM
P
D
T
J
, T
stg
E
AS
Value
60
60
"20
"30
15
8.0
45
48.4
0.32
−55 to
+175
61
Adc
Adc
A
pk
W
W/°C
°C
mJ
NTx18N06G
AYWW
°C/W
R
qJC
R
qJA
T
L
3.1
72.5
260
°C
1
Gate
2
Drain
3
Source
1
Gate
Unit
Vdc
Vdc
Vdc
1
2
3
TO−220AB
CASE 221A
STYLE 5
1
2
3
D
2
PAK
CASE 418AA
STYLE 2
Drain Current
− Continuous @ T
C
= 25°C
− Continuous @ T
C
= 100°C
− Single Pulse (t
p
v
10
ms)
Total Power Dissipation @ T
C
= 25°C
Derate above 25°C
Operating and Storage Temperature Range
Single Pulse Drain−to−Source Avalanche
Energy − Starting T
J
= 25°C
(V
DD
= 25 Vdc, V
GS
= 10 Vdc, V
DS
= 60 Vdc,
I
L(pk)
= 11 A, L = 1.0 mH, R
G
= 25
W)
Thermal Resistance
− Junction−to−Case
− Junction−to−Ambient
Maximum Lead Temperature for Soldering
Purposes, (1/8″ from case for 10 s)
MARKING DIAGRAMS
& PIN ASSIGNMENTS
4
Drain
4
Drain
NTx
18N06G
AYWW
2
Drain
3
Source
Maximum ratings are those values beyond which device damage can occur.
Maximum ratings applied to the device are individual stress limit values (not
normal operating conditions) and are not valid simultaneously. If these limits are
exceeded, device functional operation is not implied, damage may occur and
reliability may be affected.
NTx18N06
x
A
Y
WW
G
= Device Code
= B or P
= Assembly Location
= Year
= Work Week
= Pb−Free Package
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
©
Semiconductor Components Industries, LLC, 2005
1
August, 2005 − Rev. 4
Publication Order Number:
NTP18N06/D
NTP18N06, NTB18N06
ELECTRICAL CHARACTERISTICS
(T
J
= 25°C unless otherwise noted)
Characteristic
OFF CHARACTERISTICS
Drain−to−Source Breakdown Voltage (Note 1)
(V
GS
= 0 Vdc, I
D
= 250
mAdc)
Temperature Coefficient (Positive)
Zero Gate Voltage Drain Current
(V
GS
= 0 Vdc, V
DS
= 60 Vdc)
(V
GS
= 0 Vdc, V
DS
= 60 Vdc, T
J
= 150°C)
Gate−Body Leakage Current (V
GS
=
±
20 Vdc, V
DS
= 0 Vdc)
ON CHARACTERISTICS
(Note 1)
Gate Threshold Voltage (Note 1)
(V
DS
= V
GS,
I
D
= 250
mAdc)
Threshold Temperature Coefficient (Negative)
Static Drain−to−Source On−Resistance (Note 1)
(V
GS
= 10 Vdc, I
D
= 7.5 Adc)
Static Drain−to−Source On−Voltage (Note 1)
(V
GS
= 10 Vdc, I
D
= 15 Adc)
(V
GS
= 10 Vdc, I
D
= 7.5 Adc, T
J
= 150°C)
Forward Transconductance (Note 1) (V
DS
= 7.0 Vdc, I
D
= 6.0 Adc)
DYNAMIC CHARACTERISTICS
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
SWITCHING CHARACTERISTICS
(Note 2)
Turn−On Delay Time
Rise Time
Turn−Off Delay Time
Fall Time
Gate Charge
(V
DD
= 30 Vdc, I
D
= 15 Adc,
V
GS
= 10 Vdc,
R
G
= 9.1
W)
(Note 1)
(V
DS
= 48 Vdc, I
D
= 15 Adc,
V
GS
= 10 Vdc) (Note 1)
SOURCE−DRAIN DIODE CHARACTERISTICS
Diode Forward On−Voltage
Reverse Recovery Time
(I
S
= 15 Adc, V
GS
= 0 Vdc,
dI
S
/dt = 100 A/ms) (Note 1)
(I
S
= 15 Adc, V
GS
= 0 Vdc) (Note 1)
(I
S
= 15 Adc, V
GS
= 0 Vdc, T
J
= 150°C)
V
SD
t
rr
t
a
t
b
Q
RR
−
−
−
−
−
−
0.95
0.84
35
27
7.4
0.050
1.15
−
−
−
−
−
mC
Vdc
ns
t
d(on)
t
r
t
d(off)
t
f
Q
t
Q
1
Q
2
−
−
−
−
−
−
−
10
25
14
13
12
4.1
4.5
15
70
50
50
22
−
−
nC
ns
(V
DS
= 25 Vdc, V
GS
= 0 Vdc,
f = 1.0 MHz)
C
iss
C
oss
C
rss
−
−
−
325
108
34
450
150
70
pF
V
GS(th)
2.0
−
R
DS(on)
−
V
DS(on)
−
−
g
FS
−
1.2
1.08
6.8
1.62
−
−
mhos
76
90
Vdc
2.9
6.2
4.0
−
Vdc
mV/°C
mW
V
(BR)DSS
60
−
I
DSS
−
−
I
GSS
−
−
−
−
1.0
10
±
100
nAdc
67
62.4
−
−
Vdc
mV/°C
mAdc
Symbol
Min
Typ
Max
Unit
Reverse Recovery Stored
Charge
1. Pulse Test: Pulse Width = 300
ms,
Duty Cycle = 2%.
2. Switching characteristics are independent of operating junction temperature.
ORDERING INFORMATION
Device
NTP18N06
NTP18N06G
NTB18N06
NTB18N06G
NTB18N06T4
NTB18N06T4G
Package
TO−220AB
TO−220AB
(Pb−Free)
D
2
PAK
D
2
PAK
(Pb−Free)
D
2
PAK
D
2
PAK
(Pb−Free)
Shipping
†
50 Units / Rail
50 Units / Rail
50 Units / Rail
50 Units / Rail
800 Units / Tape & Reel
800 Units / Tape & Reel
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
http://onsemi.com
2
NTP18N06, NTB18N06
32
I
D
, DRAIN CURRENT (AMPS)
V
GS
= 10 V
9V
24
7V
6.5 V
16
6V
5.5 V
8
5V
4.5 V
0
0
1
2
3
4
V
DS
, DRAIN−TO−SOURCE VOLTAGE (VOLTS)
5
32
8V
I
D
, DRAIN CURRENT (AMPS)
24
V
DS
≥
10 V
16
T
J
= 25°C
8
T
J
= 100°C
0
3
T
J
= −55°C
8
4
5
6
7
V
GS
, GATE−TO−SOURCE VOLTAGE (VOLTS)
Figure 1. On−Region Characteristics
R
DS(on)
, DRAIN−TO−SOURCE RESISTANCE (W)
R
DS(on)
, DRAIN−TO−SOURCE RESISTANCE (W)
Figure 2. Transfer Characteristics
0.2
V
GS
= 10 V
0.16
T
J
= 100°C
0.2
V
GS
= 15 V
0.16
T
J
= 100°C
0.12
T
J
= 25°C
0.08
T
J
= −55°C
0.04
0
0
4
8
12
16
20
24
I
D
, DRAIN CURRENT (AMPS)
28
32
0.12
0.08
T
J
= 25°C
T
J
= −55°C
0.04
0
0
4
8
12
16
20
24
I
D
, DRAIN CURRENT (AMPS)
28
32
R
DS(on),
DRAIN−TO−SOURCE RESISTANCE (NORMALIZED)
Figure 3. On−Resistance versus
Gate−to−Source Voltage
Figure 4. On−Resistance versus Drain Current
and Gate Voltage
2
1.8
1.6
1.4
1.2
1
0.8
0.6
−50 −25
0
25
50
75 100 125 150
T
J
, JUNCTION TEMPERATURE (°C)
175
I
D
= 7.5 A
V
GS
= 10 V
1000
V
GS
= 0 V
I
DSS
, LEAKAGE (nA)
T
J
= 150°C
100
10
T
J
= 100°C
1
0
10
20
30
40
50
V
DS
, DRAIN−TO−SOURCE VOLTAGE (VOLTS)
60
Figure 5. On−Resistance Variation with
Temperature
Figure 6. Drain−to−Source Leakage Current
versus Voltage
http://onsemi.com
3
NTP18N06, NTB18N06
POWER MOSFET SWITCHING
Switching behavior is most easily modeled and predicted
by recognizing that the power MOSFET is charge
controlled. The lengths of various switching intervals (Dt)
are determined by how fast the FET input capacitance can
be charged by current from the generator.
The published capacitance data is difficult to use for
calculating rise and fall because drain−gate capacitance
varies greatly with applied voltage. Accordingly, gate
charge data is used. In most cases, a satisfactory estimate of
average input current (I
G(AV)
) can be made from a
rudimentary analysis of the drive circuit so that
t = Q/I
G(AV)
During the rise and fall time interval when switching a
resistive load, V
GS
remains virtually constant at a level
known as the plateau voltage, V
SGP
. Therefore, rise and fall
times may be approximated by the following:
t
r
= Q
2
x R
G
/(V
GG
− V
GSP
)
t
f
= Q
2
x R
G
/V
GSP
where
V
GG
= the gate drive voltage, which varies from zero to V
GG
R
G
= the gate drive resistance
and Q
2
and V
GSP
are read from the gate charge curve.
During the turn−on and turn−off delay times, gate current is
not constant. The simplest calculation uses appropriate
values from the capacitance curves in a standard equation for
voltage change in an RC network. The equations are:
t
d(on)
= R
G
C
iss
In [V
GG
/(V
GG
− V
GSP
)]
t
d(off)
= R
G
C
iss
In (V
GG
/V
GSP
)
The capacitance (C
iss
) is read from the capacitance curve at
a voltage corresponding to the off−state condition when
calculating t
d(on)
and is read at a voltage corresponding to the
on−state when calculating t
d(off)
.
At high switching speeds, parasitic circuit elements
complicate the analysis. The inductance of the MOSFET
source lead, inside the package and in the circuit wiring
which is common to both the drain and gate current paths,
produces a voltage at the source which reduces the gate drive
current. The voltage is determined by Ldi/dt, but since di/dt
is a function of drain current, the mathematical solution is
complex. The MOSFET output capacitance also
complicates the mathematics. And finally, MOSFETs have
finite internal gate resistance which effectively adds to the
resistance of the driving source, but the internal resistance
is difficult to measure and, consequently, is not specified.
The resistive switching time variation versus gate
resistance (Figure 9) shows how typical switching
performance is affected by the parasitic circuit elements. If
the parasitics were not present, the slope of the curves would
maintain a value of unity regardless of the switching speed.
The circuit used to obtain the data is constructed to minimize
common inductance in the drain and gate circuit loops and
is believed readily achievable with board mounted
components. Most power electronic loads are inductive; the
data in the figure is taken with a resistive load, which
approximates an optimally snubbed inductive load. Power
MOSFETs may be safely operated into an inductive load;
however, snubbing reduces switching losses.
900
800
C, CAPACITANCE (pF)
700
600
500
400
300
200
100
0
10
V
DS
= 0 V V
GS
= 0 V
C
iss
T
J
= 25°C
C
rss
C
iss
C
oss
C
rss
5
V
GS
0
V
DS
5
10
15
20
25
GATE−TO−SOURCE OR DRAIN−TO−SOURCE VOLTAGE (VOLTS)
Figure 7. Capacitance Variation
http://onsemi.com
4
京公网安备 11010802033920号
EEWORLD
