EEWORLDEEWORLDEEWORLD

Part Number

Search

MC10H181L

Description
4−Bit Arithmetic Logic Unit/ Function Generator
Categorylogic    logic   
File Size192KB,6 Pages
ManufacturerON Semiconductor
Websitehttp://www.onsemi.cn
Download Datasheet Parametric Compare View All

MC10H181L Overview

4−Bit Arithmetic Logic Unit/ Function Generator

MC10H181L Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerON Semiconductor
Parts packaging codeDIP
package instructionCERAMIC, DIP-24
Contacts24
Reach Compliance Code_compli
series10H
JESD-30 codeR-CDIP-T24
JESD-609 codee0
length32.07 mm
Logic integrated circuit typeARITHMETIC LOGIC UNIT
Number of digits4
Number of functions1
Number of terminals24
Maximum operating temperature75 °C
Minimum operating temperature
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP24,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
propagation delay (tpd)4.5 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
surface mountNO
technologyECL
Temperature levelCOMMERCIAL EXTENDED
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm
MC10H181
4−Bit Arithmetic Logic Unit/
Function Generator
The MC10H181 is a high−speed arithmetic logic unit capable of
performing 16 logic operations and 16 arithmetic operations on two
four−bit words. Full internal carry is incorporated for ripple through
operation.
Arithmetic logic operations are selected by applying the appropriate
binary word to the select inputs (S0 through S3) as indicated in the
tables of arithmetic/logic functions. Group carry propagate (P
G
) and
carry generate (G
G
) are provided to allow fast operations on very long
words using a second order look−ahead. The internal carry is enabled
by applying a low level voltage to the mode control input (M).
When used with the MC10H179, full−carry look−ahead, as a second
order look−ahead block, the MC10H181 provides high−speed
arithmetic operations on very long words.
This 10H part is a functional/pinout duplication of the standard
MECL 10K family part with 100% improvement in propagation delay
and no increase in power supply current.
Improved Noise Margin, 150 mV (Over Operating Voltage and
Temperature Range)
Voltage Compensated
MECL 10K
Compatible
http://onsemi.com
MARKING
DIAGRAMS
24
CDIP−24
L SUFFIX
CASE 758
1
24
PDIP−24
P SUFFIX
CASE 724
1
1
PLCC−28
FN SUFFIX
CASE 776
10H181
AWLYYWW
MC10H181P
AWLYYWW
MC10H181L
AWLYYWW
A
WL
YY
WW
= Assembly Location
= Wafer Lot
= Year
= Work Week
ORDERING INFORMATION
Device
MC10H181L
MC10H181P
MC10H181FN
Package
CDIP−24
PDIP−24
PLCC−28
Shipping
15 Units/Rail
15 Units/Rail
37 Units/Rail
©
Semiconductor Components Industries, LLC, 2006
June, 2006
Rev. 8
1
Publication Order Number:
MC10H181/D

MC10H181L Related Products

MC10H181L MC10H181_06 MC10H181P MC10H181FN MC10H181
Description 4−Bit Arithmetic Logic Unit/ Function Generator 4−Bit Arithmetic Logic Unit/ Function Generator 4−Bit Arithmetic Logic Unit/ Function Generator 4−Bit Arithmetic Logic Unit/ Function Generator 4−Bit Arithmetic Logic Unit/ Function Generator
Is it Rohs certified? incompatible - incompatible incompatible -
Parts packaging code DIP - DIP QLCC -
package instruction CERAMIC, DIP-24 - PLASTIC, DIP-24 PLASTIC, LCC-28 -
Contacts 24 - 24 28 -
Reach Compliance Code _compli - _compli _compli -
series 10H - 10H 10H -
JESD-30 code R-CDIP-T24 - R-PDIP-T24 S-PQCC-J28 -
JESD-609 code e0 - e0 e0 -
length 32.07 mm - 31.69 mm 11.505 mm -
Logic integrated circuit type ARITHMETIC LOGIC UNIT - ARITHMETIC LOGIC UNIT ARITHMETIC LOGIC UNIT -
Number of digits 4 - 4 4 -
Number of functions 1 - 1 1 -
Number of terminals 24 - 24 28 -
Maximum operating temperature 75 °C - 75 °C 75 °C -
Package body material CERAMIC, METAL-SEALED COFIRED - PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code DIP - DIP QCCJ -
Encapsulate equivalent code DIP24,.3 - DIP24,.3 LDCC28,.5SQ -
Package shape RECTANGULAR - RECTANGULAR SQUARE -
Package form IN-LINE - IN-LINE CHIP CARRIER -
Peak Reflow Temperature (Celsius) NOT SPECIFIED - NOT SPECIFIED NOT SPECIFIED -
propagation delay (tpd) 4.5 ns - 4.5 ns 4.5 ns -
Certification status Not Qualified - Not Qualified Not Qualified -
Maximum seat height 5.08 mm - 4.57 mm 4.57 mm -
surface mount NO - NO YES -
technology ECL - ECL ECL -
Temperature level COMMERCIAL EXTENDED - COMMERCIAL EXTENDED COMMERCIAL EXTENDED -
Terminal surface Tin/Lead (Sn/Pb) - Tin/Lead (Sn80Pb20) Tin/Lead (Sn80Pb20) -
Terminal form THROUGH-HOLE - THROUGH-HOLE J BEND -
Terminal pitch 2.54 mm - 2.54 mm 1.27 mm -
Terminal location DUAL - DUAL QUAD -
Maximum time at peak reflow temperature NOT SPECIFIED - NOT SPECIFIED NOT SPECIFIED -
width 7.62 mm - 7.62 mm 11.505 mm -
Today is the second day of the college entrance examination. Let’s talk about those who accompany the students to take the exam and the good wishes for the college entrance examination.
Today is the second day of the college entrance examination. I would like to wish all the students all the best and may all their wishes come true! The college entrance examination is not only a strug...
okhxyyo Talking
3G construction, beware of duplication
The formation of a competitive landscape in China's telecommunications industry has brought consumers benefits such as lower rates and improved services. However, behind this prosperity, there is a pr...
JasonYoo RF/Wirelessly
Energy feedback problem
1. When the asynchronous motor is running at industrial frequency, it is directly connected to the power grid. When generating and braking, the energy generated is automatically fed back to the power ...
eeleader Industrial Control Electronics
Experts help
Hello everyone, I want to do AC voltage sampling. The microcontroller I use is msp430g2452, but the high-frequency crystal oscillator configured does not work well, so I have to use a program to compe...
晓伟51 Microcontroller MCU
【Low Power】Research on FPGA Low Power Routing Algorithm of Firewall Register Technology
Research on FPGA low-power routing algorithm of firewall register technology For those who are interested in low-power applications of FPGA in firewall, you can study it carefully. I hope it will be h...
cillyfly FPGA/CPLD
Problems with setting ROM using quartus
I'm doing waveform generator in EDA training recently. I want to ask how to use Quartus to set up a ROM to store more than 200 sampled data when writing a sine wave program, and then use a ROM reading...
xiaoxin1 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2580  1758  1959  823  2854  52  36  40  17  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号