MC10EP32, MC100EP32
3.3 V / 5 V ECL
B2
Divider
The MC10/100EP32 is an integrated
B2
divider with differential
CLK inputs.
The V
BB
pin, an internally generated voltage supply, is available to
this device only. For single-ended input conditions, the unused
differential input is connected to V
BB
as a switching reference voltage.
V
BB
may also rebias AC coupled inputs. When used, decouple V
BB
and V
CC
via a 0.01
mF
capacitor and limit current sourcing or sinking
to 0.5 mA. When not used, V
BB
should be left open.
The reset pin is asynchronous and is asserted on the rising edge.
Upon power-up, the internal flip-flops will attain a random state; the
reset allows for the synchronization of multiple EP32’s in a system.
The 100 Series contains temperature compensation.
Features
Description
www.onsemi.com
8
1
SOIC−8 NB
D SUFFIX
CASE
751−07
8
1
TSSOP−8
DT SUFFIX
CASE
948R−02
DFN−8
MN SUFFIX
CASE 506AA
V
CC
= 3.0 V to 5.5 V with V
EE
= 0 V
•
NECL Mode Operating Range:
♦
V
CC
= 0 V with V
EE
=
−3.0
V to
−5.5
V
•
Open Input Default State
♦
1
8
HEP32
ALYW
G
1
8
KEP32
ALYW
G
1
= MC10
= MC100
= MC10
= MC100
= Date Code
HP32
ALYWG
G
1
•
Safety Clamp on Inputs
•
Q Output Will Default LOW with Inputs Open or at V
EE
•
These Devices are Pb-Free, Halogen Free and are RoHS Compliant
1
KP32
ALYWG
G
1
H
K
5P
3K
M
A
L
Y
W
G
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb-Free Package
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note
AND8002/D.
ORDERING INFORMATION
See detailed ordering and shipping information on page 8 of
this data sheet.
©
Semiconductor Components Industries, LLC, 2016
July, 2016
−
Rev. 12
1
Publication Order Number:
MC10EP32/D
3K MG
G
4
5P MG
G
4
•
350 ps Typical Propagation Delay
•
Maximum Frequency > 4 GHz Typical (Figure 3)
•
PECL Mode Operating Range:
MARKING DIAGRAMS*
8
8
MC10EP32, MC100EP32
Table 1. PIN DESCRIPTION
RESET
1
R
CLK
2
B2
CLK
3
6
Q
7
Q
8
V
CC
Pin
CLK, CLK*
Reset*
V
BB
Q, Q
V
CC
V
EE
EP
V
BB
4
5
V
EE
Function
ECL Clock Inputs
ECL Asynchronous Reset
Reference Voltage Output
ECL Data Outputs
Positive Supply
Negative Supply
(DFN−8 only) Thermal exposed pad
must be connected to a sufficient thermal
conduit. Electrically connect to the most
negative supply (GND) or leave uncon-
nected, floating open.
Figure 1. 8-Lead Pinout
(Top View)
and Logic
Diagram
*Pins will default LOW when left open.
Table 2. TRUTH TABLE
CLK
X
Z
CLK
X
Z
RESET
Z
L
Q
L
F
Q
H
F
Z = LOW to HIGH Transition
Z = HIGH to LOW Transition
F = Divide by 2 Function
CLK
t
RR
RESET
Q
Figure 2. Timing Diagram
Table 3. ATTRIBUTES
Characteristics
Internal Input Pulldown Resistor
Internal Input Pullup Resistor
ESD Protection
Human Body Model
Machine Model
Charged Device Model
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)
SOIC−8 NB
TSSOP−8
DFN−8
Flammability Rating
Oxygen Index: 28 to 34
Transistor Count
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
1. For additional information, see Application Note
AND8003/D.
Value
75 kW
N/A
> 4 kV
> 200 V
> 2 kV
Pb-Free Pkg
Level 1
Level 3
Level 1
UL 94 V−0 @ 0.125 in
78 Devices
www.onsemi.com
2
MC10EP32, MC100EP32
Table 4. MAXIMUM RATINGS
Symbol
V
CC
V
EE
V
I
I
out
I
BB
T
A
T
stg
q
JA
q
JC
q
JA
q
JC
q
JA
T
sol
q
JC
Parameter
PECL Mode Power Supply
NECL Mode Power Supply
PECL Mode Input Voltage
NECL Mode Input Voltage
Output Current
V
BB
Sink/Source
Operating Temperature Range
Storage Temperature Range
Thermal Resistance (Junction-to-Ambient)
Thermal Resistance (Junction-to-Case)
Thermal Resistance (Junction-to-Ambient)
Thermal Resistance (Junction-to-Case)
Thermal Resistance (Junction-to-Ambient)
Wave Solder (Pb-Free)
Thermal Resistance (Junction-to-Case)
0 lfpm
500 lfpm
Standard Board
0 lfpm
500 lfpm
Standard Board
0 lfpm
500 lfpm
<2 to 3 sec @ 260°C
(Note 1)
DFN8
SOIC−8 NB
SOIC−8 NB
TSSOP−8
TSSOP−8
DFN8
Condition 1
V
EE
= 0 V
V
CC
= 0 V
V
EE
= 0 V
V
CC
= 0 V
Continuous
Surge
V
I
v
V
CC
V
I
w
V
EE
Condition 2
Rating
6
−6
6
−6
50
100
±
0.5
−40
to +85
−65
to +150
190
130
41 to 44
185
140
41 to 44
129
84
265
35 to 40
Unit
V
V
V
mA
mA
°C
°C
°C/W
°C/W
°C/W
°C/W
°C/W
°C
°C/W
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
1. JEDEC standard multilayer board
−
2S2P (2 signal, 2 power)
Table 5. 10EP DC CHARACTERISTICS, PECL
(V
CC
= 3.3 V, V
EE
= 0 V (Note 1))
−40°C
Symbol
I
EE
V
OH
V
OL
V
IH
V
IL
V
BB
V
IHCMR
I
IH
I
IL
Characteristic
Power Supply Current
Output HIGH Voltage (Note 2)
Output LOW Voltage (Note 2)
Input HIGH Voltage (Single-Ended)
Input LOW Voltage (Single-Ended)
Output Voltage Reference
Input HIGH Voltage Common Mode
Range (Differential Configuration) (Note 3)
Input HIGH Current
Input LOW Current
0.5
Min
23
2165
1365
2090
1365
1790
2.0
1890
Typ
30
2290
1490
Max
40
2415
1615
2415
1690
1990
3.3
150
0.5
Min
23
2230
1430
2155
1430
1855
2.0
1955
25°C
Typ
30
2355
1555
Max
40
2480
1680
2480
1755
2055
3.3
150
0.5
Min
23
2290
1490
2215
1490
1915
2.0
2015
85°C
Typ
30
2415
1615
Max
40
2540
1740
2540
1815
2115
3.3
150
Unit
mA
mV
mV
mV
mV
mV
V
mA
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
1. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary +0.3 V to
−2.2
V.
2. All loading with 50
W
to V
CC
−
2.0 V.
3. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential
input signal.
www.onsemi.com
3
MC10EP32, MC100EP32
Table 6. 10EP DC CHARACTERISTICS, PECL
(V
CC
= 5.0 V, V
EE
= 0 V (Note 1))
−40°C
Symbol
I
EE
V
OH
V
OL
V
IH
V
IL
V
BB
V
IHCMR
I
IH
I
IL
Characteristic
Power Supply Current
Output HIGH Voltage (Note 2)
Output LOW Voltage (Note 2)
Input HIGH Voltage (Single-Ended)
Input LOW Voltage (Single-Ended)
Output Voltage Reference
Input HIGH Voltage Common Mode Range
(Differential Configuration) (Note 3)
Input HIGH Current
Input LOW Current
0.5
Min
23
3865
3065
3790
3065
3490
2.0
3590
Typ
30
3990
3190
Max
40
4115
3315
4115
3390
3690
5.0
150
0.5
Min
23
3930
3130
3855
3130
3555
2.0
3655
25°C
Typ
30
4055
3255
Max
40
4180
3380
4180
3455
3755
5.0
150
0.5
Min
23
3990
3190
3915
3190
3615
2.0
3715
85°C
Typ
30
4115
3315
Max
40
4240
3440
4240
3515
3815
5.0
150
Unit
mA
mV
mV
mV
mV
mV
V
mA
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
1. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary +2.0 V to
−0.5
V.
2. All loading with 50
W
to V
CC
−
2.0 V.
3. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential
input signal.
Table 7. 10EP DC CHARACTERISTICS, NECL
(V
CC
= 0 V; V
EE
=
−5.5
V to
−3.0
V (Note 1))
−40°C
Symbol
I
EE
V
OH
V
OL
V
IH
V
IL
V
BB
V
IHCMR
Characteristic
Power Supply Current
Output HIGH Voltage (Note 2)
Output LOW Voltage (Note 2)
Input HIGH Voltage (Single-Ended)
Input LOW Voltage (Single-Ended)
Output Voltage Reference
Input HIGH Voltage Common Mode
Range (Differential Configuration)
(Note 3)
Input HIGH Current
Input LOW Current
0.5
Min
23
−1135
−1935
−1210
−1935
−1510
−1410
Typ
30
−1010
−1810
Max
40
−885
−1685
−885
−1610
−1310
0.0
Min
23
−1070
−1870
−1145
−1870
−1445
−1345
25°C
Typ
30
−945
−1745
Max
40
−820
−1620
−820
−1545
−1245
0.0
Min
23
−1010
−1810
−1085
−1810
−1385
−1285
85°C
Typ
30
−885
−1685
Max
40
−760
−1560
−760
−1485
−1185
0.0
Unit
mA
mV
mV
mV
mV
mV
V
V
EE
+2.0
V
EE
+2.0
V
EE
+2.0
I
IH
I
IL
150
0.5
150
0.5
150
mA
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
1. Input and output parameters vary 1:1 with V
CC
.
2. All loading with 50
W
to V
CC
−
2.0 V.
3. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential
input signal.
www.onsemi.com
4
MC10EP32, MC100EP32
Table 8. 100EP DC CHARACTERISTICS, PECL
(V
CC
= 3.3 V, V
EE
= 0 V (Note 1))
−40°C
Symbol
I
EE
V
OH
V
OL
V
IH
V
IL
V
BB
V
IHCMR
I
IH
I
IL
Characteristic
Power Supply Current
Output HIGH Voltage (Note 2)
Output LOW Voltage (Note 2)
Input HIGH Voltage (Single-Ended)
Input LOW Voltage (Single-Ended)
Output Voltage Reference
Input HIGH Voltage Common Mode Range
(Differential Configuration) (Note 3)
Input HIGH Current
Input LOW Current
0.5
Min
23
2155
1355
2075
1355
1775
2.0
1875
Typ
30
2280
1480
Max
37
2405
1605
2420
1675
1975
3.3
150
0.5
Min
26
2155
1355
2075
1355
1775
2.0
1875
25°C
Typ
34
2280
1480
Max
40
2405
1605
2420
1675
1975
3.3
150
0.5
Min
28
2155
1355
2075
1355
1775
2.0
1875
85°C
Typ
36
2280
1480
Max
42
2405
1605
2420
1675
1975
3.3
150
Unit
mA
mV
mV
mV
mV
mV
V
mA
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
1. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary +0.3 V to
−2.2
V.
2. All loading with 50
W
to V
CC
−
2.0 V.
3. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential
input signal.
Table 9. 100EP DC CHARACTERISTICS, PECL
(V
CC
= 5.0 V, V
EE
= 0 V (Note 1))
−40°C
Symbol
I
EE
V
OH
V
OL
V
IH
V
IL
V
BB
V
IHCMR
I
IH
I
IL
Characteristic
Power Supply Current
Output HIGH Voltage (Note 2)
Output LOW Voltage (Note 2)
Input HIGH Voltage (Single-Ended)
Input LOW Voltage (Single-Ended)
Output Voltage Reference
Input HIGH Voltage Common Mode Range
(Differential Configuration) (Note 3)
Input HIGH Current
Input LOW Current
0.5
Min
23
3855
3055
3775
3055
3475
2.0
3575
Typ
30
3980
3180
Max
37
4105
3305
4120
3375
3675
5.0
150
0.5
Min
26
3855
3055
3775
3055
3475
2.0
3575
25°C
Typ
34
3980
3180
Max
40
4105
3305
4120
3375
3675
5.0
150
0.5
Min
28
3855
3055
3775
3055
3475
2.0
3575
85°C
Typ
36
3980
3180
Max
42
4105
3305
4120
3375
3675
5.0
150
Unit
mA
mV
mV
mV
mV
mV
V
mA
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
1. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary +2.0 V to
−0.5
V.
2. All loading with 50
W
to V
CC
−
2.0 V.
3. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential
input signal.
www.onsemi.com
5
京公网安备 11010802033920号
EEWORLD
