DM74LS173AN datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> DM74LS173AN

DM74LS173AN: DescriptionLS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP16, PLASTIC, DIP-16; Categorylogic logic; File Size157KB，8 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

DM74LS173AN Overview

LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP16, PLASTIC, DIP-16

DM74LS173AN Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	DIP, DIP16,.3
Reach Compliance Code	unknown
Is Samacsys	N
Other features	WITH HOLD MODE; WITH DUAL OUTPUT ENABLE
series	LS
JESD-30 code	R-PDIP-T16
JESD-609 code	e0
length	19.305 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	D FLIP-FLOP
Maximum Frequency@Nom-Sup	20000000 Hz
MaximumI(ol)	0.024 A
Number of digits	4
Number of functions	1
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	30 mA
propagation delay (tpd)	28 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	7.62 mm
minfmax	20 MHz
Base Number Matches	1

DM74LS173AN Related Products

	DM74LS173AN	54LS173FMQB	54LS173LMQB	54LS173DMQB	DM74LS173AM	DM74LS173AMX
Description	LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP16, PLASTIC, DIP-16	LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP16, CERAMIC, FP-16	LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20, CC-20	LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16	LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, PLASTIC, SOP-16	LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, 0.150 INCH, PLASTIC, SOIC-16
package instruction	DIP, DIP16,.3	DFP, FL16,.3	QCCN, LCC20,.35SQ	DIP, DIP16,.3	SOP, SOP16,.25	SOP,
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown
Other features	WITH HOLD MODE; WITH DUAL OUTPUT ENABLE	WITH HOLD MODE; WITH DUAL OUTPUT ENABLE	WITH HOLD MODE; WITH DUAL OUTPUT ENABLE	WITH HOLD MODE; WITH DUAL OUTPUT ENABLE	WITH HOLD MODE; WITH DUAL OUTPUT ENABLE	WITH HOLD MODE; WITH DUAL OUTPUT ENABLE
series	LS	LS	LS	LS	LS	LS
JESD-30 code	R-PDIP-T16	R-GDFP-F16	S-CQCC-N20	R-GDIP-T16	R-PDSO-G16	R-PDSO-G16
length	19.305 mm	9.6645 mm	8.89 mm	19.43 mm	9.9 mm	9.9 mm
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP
Number of digits	4	4	4	4	4	4
Number of functions	1	1	1	1	1	1
Number of terminals	16	16	20	16	16	16
Maximum operating temperature	70 °C	125 °C	125 °C	125 °C	70 °C	70 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	DFP	QCCN	DIP	SOP	SOP
Package shape	RECTANGULAR	RECTANGULAR	SQUARE	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	FLATPACK	CHIP CARRIER	IN-LINE	SMALL OUTLINE	SMALL OUTLINE
Maximum supply current (ICC)	30 mA	30 mA	30 mA	30 mA	30 mA	30 mA
propagation delay (tpd)	28 ns	28 ns	28 ns	28 ns	28 ns	28 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	2.032 mm	1.905 mm	5.08 mm	1.75 mm	1.75 mm
Maximum supply voltage (Vsup)	5.25 V	5.5 V	5.5 V	5.5 V	5.25 V	5.25 V
Minimum supply voltage (Vsup)	4.75 V	4.5 V	4.5 V	4.5 V	4.75 V	4.75 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	YES	YES	NO	YES	YES
technology	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	COMMERCIAL	MILITARY	MILITARY	MILITARY	COMMERCIAL	COMMERCIAL
Terminal form	THROUGH-HOLE	FLAT	NO LEAD	THROUGH-HOLE	GULL WING	GULL WING
Terminal pitch	2.54 mm	1.27 mm	1.27 mm	2.54 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	QUAD	DUAL	DUAL	DUAL
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
width	7.62 mm	6.604 mm	8.89 mm	7.62 mm	3.9 mm	3.9 mm
minfmax	20 MHz	30 MHz	30 MHz	30 MHz	20 MHz	20 MHz
Maximum Frequency@Nom-Sup	20000000 Hz	30000000 Hz	30000000 Hz	30000000 Hz	20000000 Hz	-
MaximumI(ol)	0.024 A	0.012 A	0.012 A	0.012 A	0.024 A	-
Encapsulate equivalent code	DIP16,.3	FL16,.3	LCC20,.35SQ	DIP16,.3	SOP16,.25	-
power supply	5 V	5 V	5 V	5 V	5 V	-
Base Number Matches	1	1	1	1	1	-
Maker	-	Texas Instruments	Texas Instruments	Texas Instruments	-	Texas Instruments

Recommended Resources

Three-Terminal Integrated Voltage Regulator Package and Pin Functions

A transistor photoelectric controller circuit

Electric fan natural wind power supply control circuit

Linear dimming control circuit

Crystal diode-capacitor double boost circuit (1)

Anti-interference radar anti-theft alarm

EEWORLD University - Lecture on Basic Knowledge of Electronic Circuits 3.3.2 DC Offset of Amplifier Circuits: Lecture on Basic Knowledge of Electronic Circuits 3.3.2 DC Offset of Amplifier Circuits : https://training.eeworld.com.cn/course/3833...; phantom7 Power technology

Far away, yet close at hand: Macau, a gambler’s paradise, is within reach ? SeaIn the past, I could just take a gamble God of Gamblers, Gambler, Gambler, series ?...; btty038 Talking

After the Spring Festival, I started looking for a job: I'm in Shenzhen, does anyone have any good recommendations?...; 阿万 Embedded System

Input resistance and output resistance (I struggled for a long time, but now I understand it): [font=宋体] I have been struggling with input resistance and output resistance for a long time. Now I finally understand it. I will show it to you. Haha [/font] [font=宋体] [size=4] Input resistance is a ...; zl_felix Test/Measurement

Please give me some advice: I am using a four-digit eight-segment common anode digital tube. The program shows a problem as follows: module smg_wela(clk, dula,wela); input clk; output dula; output wela; reg [1:0] cnt; reg [1:0] ...; 82851278 FPGA/CPLD

Group purchase: OpenJTAGV3 USB to parallel & serial port price: 138 yuan!: OpenJTAGV3USB to ParallelSerial EEWORLD Group Purchase: Price: 138 yuan! When buying, please note: EEWORLD group purchase, and then I will change the price! ;PA good helper for playing arm9! Can debug...; yf654987 Buy&Sell

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components