LBX2000-35 datasheet, PDF - EEWORLD Datasheet

LBX2000-35: DescriptionMicro Peripheral IC, CMOS, CDIP24; CategoryThe embedded processor and controller Microcontrollers and processors; File Size797KB，11 Pages; ManufacturerBroadcom

Download Datasheet Parametric View All

LBX2000-35 Overview

Micro Peripheral IC, CMOS, CDIP24

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	unknown
JESD-30 code	R-XDIP-T24
JESD-609 code	e0
Number of terminals	24
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC
encapsulated code	DIP
Encapsulate equivalent code	DIP24,.3
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Certification status	Not Qualified
Maximum slew rate	80 mA
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Base Number Matches	1

Use the compiled database file as a connection file to provide to those who need the FPGA module: If you want to keep your design files private for security reasons, you can use the Quartus II database to send someone your full compilation results without sending your source design files. The Quar...; eeleader FPGA/CPLD

EEPROM analysis based on single chip microcomputer: [size=4] In actual applications, the data stored in the MCU RAM will be lost after power failure, and the data stored in the MCU FLASH cannot be changed at will, that is, it cannot be used to record t...; Aguilera Microcontroller MCU

Boss, please give me some technical work!: It looks interesting. I'll forward it. I've been working for more than a year. I've been working day and night, but I've gained a lot. Under the original team leader, I've been able to do projects ind...; qwqwqw2088 Talking about work

Analysis of Kindergarten Network Camera Video Surveillance Solution: In order to let their children receive systematic and scientific education as early as possible, most parents send their children to kindergarten. However, due to the young age of the children, not be...; xyh_521 Industrial Control Electronics

Various usage methods and circuit diagrams of supercapacitors: [i=s]This post was last edited by qwqwqw2088 on 2017-1-18 08:43[/i] 1. Introduction In the previous part, we introduced the structure and features of our supercapacitors (EDLCs) and the comparison wit...; qwqwqw2088 Analogue and Mixed Signal

【Altera SOC Experience Tour】Advantages of SOC in system integration: [i=s]This post was last edited by Xiao Meige on 2015-3-19 17:04[/i] [align=left][size=4][font=楷体,楷体_GB2312][color=#000000]I have always used Altera FPGA devices. In most cases, I used Verilog to write...; 小梅哥 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components