BZV58C180 datasheet, PDF - EEWORLD Datasheet

BZV58C180: Description180V, 5W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE; CategoryDiscrete semiconductor diode; File Size42KB，1 Pages; ManufacturerSTMicroelectronics; Websitehttp://www.st.com/

Download Datasheet Parametric View All

BZV58C180 Overview

180V, 5W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	not_compliant
ECCN code	EAR99
Shell connection	ISOLATED
Configuration	SINGLE
Diode component materials	SILICON
Diode type	ZENER DIODE
Maximum dynamic impedance	430 Ω
JESD-30 code	O-PALF-W2
JESD-609 code	e0
Number of components	1
Number of terminals	2
Maximum operating temperature	175 °C
Minimum operating temperature	-65 °C
Package body material	PLASTIC/EPOXY
Package shape	ROUND
Package form	LONG FORM
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
polarity	UNIDIRECTIONAL
Maximum power dissipation	5 W
Certification status	Not Qualified
Nominal reference voltage	180 V
Maximum reverse current	0.5 µA
surface mount	NO
technology	ZENER
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	WIRE
Terminal location	AXIAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Voltage temperatureCoeff-Max	171 mV/°C
Maximum voltage tolerance	5%
Working test current	5 mA
Base Number Matches	1

Long-term supply of network analyzer HP8753C/8753E/8753D/8714ET/8720ES/8722ES/8752C: 1. Comprehensive tester R&S CMU200 (can test GSM900/1800); Agilent8960 E5515B (can test GSM900/1800/1900/GPRS); Agilnet8960 E5515C (OPT: 002, 003, can test GSM, CDMA); R&S CMD55 (can test 900/1800); R...; sean4444 Test/Measurement

The technology of the fourth generation high-power UPS - transformerless design: The technology of the fourth generation high-power UPS - transformerless design1 Technical development history of transformerless UPS Since the advent of low-power UPS, transformerless UPS design has ...; 安_然 Analog electronics

Cadence 16.5 ESpice Device Model Creation: I want to create a resistor exclusion ESpice Device Model in cadence 16.5. Can any experts tell me how to create it?...; aiangyy123 PCB Design

Data Acquisition Device Based on FPGA: [i=s] This post was last edited by paulhyde on 2014-9-15 08:59 [/i] FPGA-based data logger [[i] This post was last edited by open82977352 on 2009-7-31 11:37 [/i]]...; wangwei20060608 Electronics Design Contest

[Perf-V Evaluation] Exception (interrupt) handling of Hummingbird E203: The entry.S in sirv-e-sdk is related to exceptions (interrupts). To use the interrupt function, you must understand how to write an interrupt handler. The main contents of entry.S are as follows: #inc...; cruelfox FPGA/CPLD

100429ESD EMI EMC+ Design Tao Xianfang's latest Shenzhen conference speech materials: 100429ESD EMI EMC+ Design Tao Xianfang's latest Shenzhen conference speech materials...; 安_然 Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components