EEWORLDEEWORLDEEWORLD

Part Number

Search

HY57V658010ALTC-10

Description
Synchronous DRAM, 8MX8, 8ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54
Categorystorage    storage   
File Size317KB,11 Pages
ManufacturerSK Hynix
Websitehttp://www.hynix.com/eng/
Download Datasheet Parametric Compare View All

HY57V658010ALTC-10 Overview

Synchronous DRAM, 8MX8, 8ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54

HY57V658010ALTC-10 Parametric

Parameter NameAttribute value
Parts packaging codeTSOP2
package instructionTSOP2,
Contacts54
Reach Compliance Codeunknown
ECCN codeEAR99
access modeDUAL BANK PAGE BURST
Maximum access time8 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-PDSO-G54
JESD-609 codee6
length22.22 mm
memory density67108864 bit
Memory IC TypeSYNCHRONOUS DRAM
memory width8
Number of functions1
Number of ports1
Number of terminals54
word count8388608 words
character code8000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize8MX8
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Certification statusNot Qualified
Maximum seat height1.2 mm
self refreshYES
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN BISMUTH
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
width10.16 mm
Base Number Matches1

HY57V658010ALTC-10 Related Products

HY57V658010ALTC-10 HY57V658010ALTC-10S HY57V658010ALTC-10P HY57V658010ATC-10P HY57V658010ATC-8 HY57V658010ATC-10S HY57V658010ALTC-8 HY57V658010ATC-10
Description Synchronous DRAM, 8MX8, 8ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 8MX8, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 8MX8, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 8MX8, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 8MX8, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 8MX8, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 8MX8, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 8MX8, 8ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54
Parts packaging code TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2
package instruction TSOP2, TSOP2, TSOP2, TSOP2, TSOP2, TSOP2, TSOP2, TSOP2,
Contacts 54 54 54 54 54 54 54 54
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown unknown
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
access mode DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST
Maximum access time 8 ns 6 ns 6 ns 6 ns 6 ns 6 ns 6 ns 8 ns
Other features AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
JESD-30 code R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54
JESD-609 code e6 e6 e6 e6 e6 e6 e6 e6
length 22.22 mm 22.22 mm 22.22 mm 22.22 mm 22.22 mm 22.22 mm 22.22 mm 22.22 mm
memory density 67108864 bit 67108864 bit 67108864 bit 67108864 bit 67108864 bit 67108864 bit 67108864 bit 67108864 bit
Memory IC Type SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM
memory width 8 8 8 8 8 8 8 8
Number of functions 1 1 1 1 1 1 1 1
Number of ports 1 1 1 1 1 1 1 1
Number of terminals 54 54 54 54 54 54 54 54
word count 8388608 words 8388608 words 8388608 words 8388608 words 8388608 words 8388608 words 8388608 words 8388608 words
character code 8000000 8000000 8000000 8000000 8000000 8000000 8000000 8000000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
organize 8MX8 8MX8 8MX8 8MX8 8MX8 8MX8 8MX8 8MX8
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm
self refresh YES YES YES YES YES YES YES YES
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface TIN BISMUTH TIN BISMUTH TIN BISMUTH TIN BISMUTH TIN BISMUTH TIN BISMUTH TIN BISMUTH TIN BISMUTH
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
width 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm
Maker - - SK Hynix SK Hynix SK Hynix SK Hynix SK Hynix SK Hynix
CPLD and DSP pin connection problem
As shown in the figure, the CPLD pins TEA6, TEA7, TEA8, TEA9 are connected to the address lines of the DSP. If Quartus is used to program OUT0<=TEA6, OUT1<=TEA7, OUT2<=TEA8, OUT3<=TEA9, then are the O...
JasonnLee FPGA/CPLD
Wedge Theorem
Even if you have your own opinion, it will be hard for you not to waver if ten of your friends have the opposite opinion. Proposer: Ivor Wech, an economist at the University of California, Los Angeles...
白丁 Talking
Multi-channel alarm design
Share with everyone!!!...
zlhx0000 Industrial Control Electronics
Op amp data
Very good information, please share it with everyone....
zhengyingwei MCU
xilinx spartan-3e prom configuration problem
The RAM configuration is successful and the program can run (LCD displays the program), but when configuring the xcf04s serial platform flash prom, it also prompts "Programe succeed", but there is no ...
沧海小鱼er FPGA/CPLD
I don't understand the bit 11 and bit 10 of STM32TIM1_BDTR_. Please give me some advice.
Bit 11 and bit 10 of STM32TIM1_BDTR_ are two bits of OSSR. I don't understand OSS, please give me some advice. First, the OSSR bit: the data sheet explains as follows: OSSR: Operation mode shutdown st...
yuke30 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1237  2634  2250  2101  2444  25  54  46  43  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号