LT5131 datasheet, PDF - EEWORLD Datasheet

LT5131: DescriptionVisible LED, Diffused; CategoryLED optoelectronic/LED photoelectric; File Size97KB，1 Pages; ManufacturerFEMA Electronics Corporation

Download Datasheet Parametric View All

LT5131 Overview

Visible LED, Diffused

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	unknown
color@wavelength	Yellow
Maximum forward voltage	3 V
JESD-609 code	e0
Lens type	DIFFUSED
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
total height	5 mm
peak wavelength	585 nm
Maximum reverse voltage	5 V
Terminal surface	Tin/Lead (Sn/Pb)
Base Number Matches	1

Phase-locked loop (PLL) detailed explanation: A phase-locked loop is a circuit or module used in a communication receiver to process the received signal and extract the phase information of a clock from it. In other words, for the received signal...; 子乐 Analog electronics

[AN-1157 Application Note] Tuning the Extended Kalman Filter in the ADIS16480: Introduction: ADIS16480 is a MEMS inertial measurement unit (IMU) with a built-in three-axis accelerometer, a three-axis gyroscope, a three-axis magnetometer and a barometer....; EEWORLD社区 ADI Reference Circuit

Welcome the New Year, the last day of 2015, steamed buns, sausages + beer, I've drunk too much: ...; littleshrimp Talking

Quartus II generates ROM and RAM embedded in OC8051: Use Quartus II to generate ROM and RAM to embed OC8051, write the HEX file generated by Keil into ROM, the purpose is to realize the hex specified function.Now the question is how to write this hex in...; woodys FPGA/CPLD

Please give me some advice on how to control the brightness of small lights with cc2530PWM: I want to implement a light switch experiment. The coordinator sends the light switch and brightness adjustment. The terminal that controls the light uses timer T1 to generate 1khz PWM to control the ...; doudongwade RF/Wirelessly

HPS and FPGA connection problem: Hello everyone, I am a humble boy and have just started working with SOC. When running the demo, I encountered the following problem and hope to get your guidance; The FPGA runs the sof file de1_soc_g...; 花花打酱油 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components