UPD45128163G5-A80SU-9JF datasheet, PDF

Datasheet> All Categories > storage> storage> UPD45128163G5-A80SU-9JF

UPD45128163G5-A80SU-9JF: DescriptionSynchronous DRAM, 8MX16, 6ns, MOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54; Categorystorage storage; File Size752KB，87 Pages; ManufacturerELPIDA; Websitehttp://www.elpida.com/en

Download Datasheet Parametric Compare View All

UPD45128163G5-A80SU-9JF Overview

Synchronous DRAM, 8MX16, 6ns, MOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54

UPD45128163G5-A80SU-9JF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	TSOP2
package instruction	TSOP2, TSOP54,.46,32
Contacts	54
Reach Compliance Code	unknown
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	6 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	125 MHz
I/O type	COMMON
interleaved burst length	1,2,4,8
JESD-30 code	R-PDSO-G54
JESD-609 code	e0
length	22.22 mm
memory density	134217728 bit
Memory IC Type	SYNCHRONOUS DRAM
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	54
word count	8388608 words
character code	8000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
organize	8MX16
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP2
Encapsulate equivalent code	TSOP54,.46,32
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
power supply	3.3 V
Certification status	Not Qualified
refresh cycle	4096
Maximum seat height	1.2 mm
self refresh	YES
Continuous burst length	1,2,4,8,FP
Maximum standby current	0.001 A
Maximum slew rate	0.23 mA
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	MOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	DUAL
width	10.16 mm
Base Number Matches	1

Preview

Download Datasheet

View All

PRELIMINARY DATA SHEET

MOS INTEGRATED CIRCUIT

PD45128163-SU

128M-bit Synchronous DRAM

4-bank, LVTTL

WTR (Wide Temperature Range)

Description

The

PD45128163 are high-speed 134,217,728-bit synchronous dynamic random-access memories, organized as

The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture.

All inputs and outputs are synchronized with the positive edge of the clock.

The synchronous DRAMs are compatible with Low Voltage TTL (LVTTL).

These products are packaged in 54-pin TSOP (II).

Features

•

Pulsed interface

• ×16

organization

2,097,152

4 (word

bit

bank).

•

Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge

•

Possible to assert random column address in every cycle

•

Quad internal banks controlled by BA0(A13) and BA1(A12)

•

Byte control by LDQM and UDQM

•

Programmable Wrap sequence (Sequential / Interleave)

•

Programmable burst length (1, 2, 4, 8 and full page)

•

Programmable /CAS latency (2 and 3)

•

Ambient temperature (T

−20

to + 70°C

•

CBR (Auto) refresh and self refresh

•

Single 3.3 V

0.3 V power supply

•

4,096 refresh cycles / 64 ms

•

Automatic precharge and controlled precharge

•

LVTTL compatible inputs and outputs

•

Burst termination by Burst stop command and Precharge command

The information in this document is subject to change without notice. Before using this document, please

confirm that this is the latest version.

Not all devices/types available in every country. Please check with local Elpida Memory, Inc. for

availability and additional information.

Document No. E0242N10 (Ver. 1.0)

Date Published December 2001 (K) Japan

This product became EOL in April, 2007.

Elpida Memory, Inc. is a joint venture DRAM company of NEC Corporation and Hitachi, Ltd.

UPD45128163G5-A80SU-9JF Related Products

	UPD45128163G5-A80SU-9JF	UPD45128163G5-A75SU-9JF
Description	Synchronous DRAM, 8MX16, 6ns, MOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54	Synchronous DRAM, 8MX16, 5.4ns, MOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54
Is it Rohs certified?	incompatible	incompatible
Parts packaging code	TSOP2	TSOP2
package instruction	TSOP2, TSOP54,.46,32	TSOP2, TSOP54,.46,32
Contacts	54	54
Reach Compliance Code	unknown	unknown
ECCN code	EAR99	EAR99
access mode	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST
Maximum access time	6 ns	5.4 ns
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	125 MHz	133 MHz
I/O type	COMMON	COMMON
interleaved burst length	1,2,4,8	1,2,4,8
JESD-30 code	R-PDSO-G54	R-PDSO-G54
JESD-609 code	e0	e0
length	22.22 mm	22.22 mm
memory density	134217728 bit	134217728 bit
Memory IC Type	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM
memory width	16	16
Number of functions	1	1
Number of ports	1	1
Number of terminals	54	54
word count	8388608 words	8388608 words
character code	8000000	8000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	70 °C
Minimum operating temperature	-20 °C	-20 °C
organize	8MX16	8MX16
Output characteristics	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSOP2	TSOP2
Encapsulate equivalent code	TSOP54,.46,32	TSOP54,.46,32
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE
power supply	3.3 V	3.3 V
Certification status	Not Qualified	Not Qualified
refresh cycle	4096	4096
Maximum seat height	1.2 mm	1.2 mm
self refresh	YES	YES
Continuous burst length	1,2,4,8,FP	1,2,4,8,FP
Maximum standby current	0.001 A	0.001 A
Maximum slew rate	0.23 mA	0.24 mA
Maximum supply voltage (Vsup)	3.6 V	3.6 V
Minimum supply voltage (Vsup)	3 V	3 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V
surface mount	YES	YES
technology	MOS	MOS
Temperature level	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	GULL WING	GULL WING
Terminal pitch	0.8 mm	0.8 mm
Terminal location	DUAL	DUAL
width	10.16 mm	10.16 mm
Base Number Matches	1	1

Recommended Resources

Low frequency power amplifier circuit using TAA611A

Three-phase motor phase sequence and phase failure protection circuit

Circuit diagram d for CB950 control terminal application

low frequency oscillation

MG45 photoresistor parameter table

Automatic tuning radio circuit diagram

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components