EEWORLDEEWORLDEEWORLD

Part Number

Search

CY7C472-40DC

Description
FIFO, 16KX9, 40ns, Asynchronous, CMOS, CDIP28, 0.600 INCH, CERDIP-28
Categorystorage    storage   
File Size351KB,14 Pages
ManufacturerCypress Semiconductor
Download Datasheet Parametric View All

CY7C472-40DC Overview

FIFO, 16KX9, 40ns, Asynchronous, CMOS, CDIP28, 0.600 INCH, CERDIP-28

CY7C472-40DC Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Parts packaging codeDIP
package instruction0.600 INCH, CERDIP-28
Contacts28
Reach Compliance Codenot_compliant
ECCN codeEAR99
Maximum access time40 ns
Other featuresREREAD
Maximum clock frequency (fCLK)20 MHz
period time50 ns
JESD-30 codeR-GDIP-T28
JESD-609 codee0
length37.338 mm
memory density147456 bit
Memory IC TypeOTHER FIFO
memory width9
Number of functions1
Number of terminals28
word count16384 words
character code16000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize16KX9
Output characteristics3-STATE
ExportableNO
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP28,.6
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Certification statusNot Qualified
Maximum seat height5.715 mm
Maximum standby current0.02 A
Maximum slew rate0.125 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width15.24 mm
Base Number Matches1
Send a MCU courseware to those who want to learn MCU by themselves
[[i] This post was last edited by 315515297 on 2009-5-6 14:52[/i]]...
315515297 MCU
4 termination methods to teach you how to perfectly solve signal termination confusion
Series Termination  In practice, the resistor (R) can be omitted at the buffer output because impedance matching is difficult to achieve due to its dynamic impedance change with frequency.  Advantages...
Aguilera Analogue and Mixed Signal
I'm looking for experts! About the design of CPLD logic circuit
My question is this: I want to use CPLD to design several logic modules to complete the following functions: mainly to process two pulse signals with only a very short time interval, use CPLD to recor...
goodxinna Embedded System
How to start Linux with vxworks bootrom
The development board is sbc8260, which originally ran vxworks. Now I want to run Linux. Since there is no burner, I want to use vxworks' boot program bootrom to boot Linux, and I believe it should be...
hbbyq111 Linux and Android
Ask the moderator about the emulator problem
I have installed MDK4.1 and J-LinkJ-Link driver in the device manager ;Download (2.61 KB) 2010-8-10 07:44After connecting the target board, select Cortex-M3 J-Link in the debugger option of the projec...
glennlau stm32/stm8
CyloneIII AS mode was downloaded successfully, but the program does not run. Please help me.
[color=#333333][font=微软雅黑, arial][size=16px]After downloading, power off, unplug the download cable, and power on again, the program does not run. In addition, the JTAG mode configuration is successfu...
bianhao FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1439  1303  1846  2850  2877  29  27  38  58  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号