EEWORLDEEWORLDEEWORLD

Part Number

Search

2SD2137

Description
POWER TRANSISTOR
CategoryDiscrete semiconductor    The transistor   
File Size37KB,3 Pages
ManufacturerPanasonic
Websitehttp://www.panasonic.co.jp/semicon/e-index.html
Download Datasheet Parametric Compare View All

2SD2137 Overview

POWER TRANSISTOR

2SD2137 Parametric

Parameter NameAttribute value
package instructionIN-LINE, R-PSIP-T3
Contacts3
Reach Compliance Codeunknow
ECCN codeEAR99
Maximum collector current (IC)3 A
Collector-emitter maximum voltage60 V
ConfigurationSINGLE
Minimum DC current gain (hFE)10
JESD-30 codeR-PSIP-T3
Number of components1
Number of terminals3
Maximum operating temperature150 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formIN-LINE
Polarity/channel typeNPN
Maximum power dissipation(Abs)2 W
Certification statusNot Qualified
surface mountNO
Terminal formTHROUGH-HOLE
Terminal locationSINGLE
transistor applicationsAMPLIFIER
Transistor component materialsSILICON
Nominal transition frequency (fT)30 MHz
Base Number Matches1
Power Transistors
2SD2137, 2SD2137A
Silicon NPN triple diffusion planar type
For power amplification
Complementary to 2SB1417 and 2SB1417A
Unit: mm
s
Features
q
q
q
High forward current transfer ratio h
FE
which has satisfactory linearity
Low collector to emitter saturation voltage V
CE(sat)
Allowing supply with the radial taping
(T
C
=25˚C)
Ratings
60
80
60
80
6
5
3
15
2
150
–55 to +150
Unit
V
18.0±0.5
Solder Dip
0.35±0.1
5.0±0.1
10.0±0.2
1.0
s
Absolute Maximum Ratings
Parameter
Collector to
base voltage
Collector to
2SD2137
2SD2137A
2SD2137
Symbol
V
CBO
V
CEO
V
EBO
I
CP
I
C
P
C
T
j
T
stg
13.0±0.2
4.2±0.2
90°
2.5±0.2
1.2±0.1
C1.0
2.25±0.2
0.65±0.1
1.05±0.1
0.55±0.1
0.55±0.1
emitter voltage 2SD2137A
Emitter to base voltage
Peak collector current
Collector current
Collector power T
C
=25°C
dissipation
Ta=25°C
Junction temperature
Storage temperature
V
V
A
A
C1.0
1 2 3
2.5±0.2
2.5±0.2
W
˚C
˚C
1:Base
2:Collector
3:Emitter
MT4 Type Package
s
Electrical Characteristics
Parameter
Collector cutoff
current
Collector cutoff
current
Emitter cutoff current
Collector to emitter
voltage
2SD2137
2SD2137A
2SD2137
2SD2137A
2SD2137
2SD2137A
(T
C
=25˚C)
Symbol
I
CES
I
CEO
I
EBO
V
CEO
h
FE1*
h
FE2
V
BE
V
CE(sat)
f
T
t
on
t
stg
t
f
Conditions
V
CE
= 60V, V
BE
= 0
V
CE
= 80V, V
BE
= 0
V
CE
= 30V, I
B
= 0
V
CE
= 60V, I
B
= 0
V
EB
= 6V, I
C
= 0
I
C
= 30mA, I
B
= 0
V
CE
= 4V, I
C
= 1A
V
CE
= 4V, I
C
= 3A
V
CE
= 4V, I
C
= 3A
I
C
= 3A, I
B
= 0.375A
V
CE
= 5V, I
C
= 0.2A, f = 10MHz
I
C
= 1A, I
B1
= 0.1A, I
B2
= – 0.1A,
V
CC
= 50V
30
0.3
2.5
0.2
60
80
70
10
1.8
1.2
V
V
MHz
µs
µs
µs
250
min
typ
max
100
100
100
100
100
Unit
µA
µA
µA
V
Forward current transfer ratio
Base to emitter voltage
Collector to emitter saturation voltage
Transition frequency
Turn-on time
Storage time
Fall time
*
h
FE1
Rank classification
Q
70 to 150
P
120 to 250
Rank
h
FE1
Note: Ordering can be made by the common rank (PQ rank h
FE
= 70 to 250) in the rank classification.
1

2SD2137 Related Products

2SD2137 2SD2137A
Description POWER TRANSISTOR POWER TRANSISTOR
package instruction IN-LINE, R-PSIP-T3 ROHS COMPLIANT, MT-4-A1, 3 PIN
Contacts 3 3
Reach Compliance Code unknow unknow
ECCN code EAR99 EAR99
Maximum collector current (IC) 3 A 3 A
Collector-emitter maximum voltage 60 V 80 V
Configuration SINGLE SINGLE
Minimum DC current gain (hFE) 10 10
JESD-30 code R-PSIP-T3 R-PSIP-T3
Number of components 1 1
Number of terminals 3 3
Maximum operating temperature 150 °C 150 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
Package shape RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE
Polarity/channel type NPN NPN
Maximum power dissipation(Abs) 2 W 2 W
Certification status Not Qualified Not Qualified
surface mount NO NO
Terminal form THROUGH-HOLE THROUGH-HOLE
Terminal location SINGLE SINGLE
transistor applications AMPLIFIER AMPLIFIER
Transistor component materials SILICON SILICON
Nominal transition frequency (fT) 30 MHz 30 MHz
Base Number Matches 1 1
Ask, FPGA prompts have multiple drivers due to the non-tri-state driver
[table=98%,rgb(239, 245, 249)] [tr][td]I have customized a FIFO and a RAM in FPGA, both of which are connected to the DSP's bus XD (16 bits). The error message is as follows: Error: The pin "XD[0]" ha...
wangsunhust FPGA/CPLD
Character display acceleration issue under CE
I would like to ask: How to speed up the display of characters in the driver under WINCE? ???...
haiyaofa280 Embedded System
The difference between memset and initialization when defining a variable
unsigned char pDATA[8]; memset(pDATA,0,8); If it is initialized to 0 directly at the definition, what is the difference with memset?...
kyj17096 Embedded System
Ask a question about 15MHZ bandpass filter design
Hello seniors! I now need to design a bandpass filter with a center frequency of 15MHZ and a passband width of 1MHZ. I installed filterpro, but the upper limit of the frequency that can be designed ca...
zzfu2010 Analog electronics
How to create an integrated library and manage it
Want to know how to generate an integrated library and manage it? Please see pdf...
520spxiong PCB Design
cc2530 user manual
cc2530 user manual...
蕾蛋蛋 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2531  17  389  1953  824  51  1  8  40  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号