EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

74AC00PCQR

Description
IC AC SERIES, QUAD 2-INPUT NAND GATE, PDIP14, PLASTIC, DIP-14, Gate
Categorylogic    logic   
File Size206KB,4 Pages
ManufacturerNational Semiconductor(TI )
Websitehttp://www.ti.com
Stay tuned Parametric Compare

74AC00PCQR Overview

IC AC SERIES, QUAD 2-INPUT NAND GATE, PDIP14, PLASTIC, DIP-14, Gate

74AC00PCQR Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
package instructionDIP, DIP14,.3
Reach Compliance Codeunknown
seriesAC
JESD-30 codeR-PDIP-T14
JESD-609 codee0
length19.18 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeNAND GATE
MaximumI(ol)0.012 A
Number of functions4
Number of entries2
Number of terminals14
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3/5 V
Prop。Delay @ Nom-Sup10 ns
propagation delay (tpd)7 ns
Certification statusNot Qualified
Schmitt triggerNO
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)6 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm
Base Number Matches1

74AC00PCQR Related Products

74AC00PCQR
Description IC AC SERIES, QUAD 2-INPUT NAND GATE, PDIP14, PLASTIC, DIP-14, Gate
Is it Rohs certified? incompatible
package instruction DIP, DIP14,.3
Reach Compliance Code unknown
series AC
JESD-30 code R-PDIP-T14
JESD-609 code e0
length 19.18 mm
Load capacitance (CL) 50 pF
Logic integrated circuit type NAND GATE
MaximumI(ol) 0.012 A
Number of functions 4
Number of entries 2
Number of terminals 14
Maximum operating temperature 85 °C
Minimum operating temperature -40 °C
Package body material PLASTIC/EPOXY
encapsulated code DIP
Encapsulate equivalent code DIP14,.3
Package shape RECTANGULAR
Package form IN-LINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED
power supply 3.3/5 V
Prop。Delay @ Nom-Sup 10 ns
propagation delay (tpd) 7 ns
Certification status Not Qualified
Schmitt trigger NO
Maximum seat height 5.08 mm
Maximum supply voltage (Vsup) 6 V
Minimum supply voltage (Vsup) 2 V
Nominal supply voltage (Vsup) 5 V
surface mount NO
technology CMOS
Temperature level INDUSTRIAL
Terminal surface Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE
Terminal pitch 2.54 mm
Terminal location DUAL
Maximum time at peak reflow temperature NOT SPECIFIED
width 7.62 mm
Base Number Matches 1

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2589  1401  1130  514  881  53  29  23  11  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号