EEWORLDEEWORLDEEWORLD

Part Number

Search

530UA1335M00DGR

Description
CMOS/TTL Output Clock Oscillator, 1335MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530UA1335M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1335MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530UA1335M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1335 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Keep a low profile, the simplest method of winding a toroidal transformer, you know
Guangzhou Huapunuo Electronics is a manufacturer specializing in the production of toroidal transformers , EI transformers , and waterproof transformers for LED switching power supplies. For many year...
hpndz LED Zone
Introduction to IEC 61131-3 International Standard
Editor's Note: IEC 61131-3 is the first international standard that provides a standardized programming language for industrial control systems. The software design concepts and software models descri...
totopper Robotics Development
The simulation results are different after synthesis on Virtex5 and Virtex6 devices using the synthesis tool XST of ISE13.3
I am using ISE13.3, XST as the synthesis tool, and when I select Virtex5 as the device, the simulation results after synthesis are correct, but when I change to Virtex6, the simulation results after s...
lyhrcm FPGA/CPLD
Op amp, three-phase AC, amplitude detection and phase sequence detection, which hero can provide some ideas? The above is my guess
Operational amplifier, three-phase AC power, amplitude detection and phase sequence detection. Which hero can provide some ideas? The above is my guess. Can anyone provide some correct ideas on how th...
huhan19861210 Analog electronics
Analysis of the value of .mobi domain name in the 3G era
Through the Internet, people can learn, shop, play games, etc. online, and surfing the Internet generally requires a computer as a foundation. With the advent of the 3G era and the popularity of vario...
a407705864 RF/Wirelessly
Photovoltaic Micro Solar Inverter Auxiliary Power Solution
Energy crisis and environmental pollution pose a serious threat to people's survival. As one of the remedial measures to improve the living environment of human beings, renewable energy power generati...
okhxyyo Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1376  1224  384  2026  2486  28  25  8  41  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号