530QA808M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530QA808M000DGR

530QA808M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 808MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530QA808M000DGR Overview

CMOS/TTL Output Clock Oscillator, 808MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QA808M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	808 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Schematic diagram of automatic battery charger

Light-controlled street light automatic switch circuit

Zero voltage switching temperature control circuit

555 simple humidity measurement circuit

24. Power supply circuit diagram of CASPER TM-5158 VGA color display

Computer motherboard circuit diagram 830_06

Dear Siege Lions, what car do you drive?: [i=s]This post was last edited by mzb2012 on 2017-3-2 23:15[/i] [size=4]Dear siege lions, what kind of cars do you drive, BMW, Audi or Ferrari? Let's show off. I'm the first one. I live in a third-tie...; mzb2012 Talking

About the first 4K code booted from nandflash: I now have a program for an LED running light, which is larger than 4K. When S3C2440 starts from nandflash, there is a boot code start.s in front, which is responsible for hardware initialization and ...; flyaround Embedded System

Graduation is coming soon, selling two FPGA development boards: Graduation is coming soon, so I am selling two FPGA development boards. One is the Black Gold FPGA development board, 99% new, and the other is the SPARTAN-3E, brand new. If you are interested, please...; rowen Buy&Sell

Four aspects to explain the difference between MPK (safety capacitor) and CBB capacitor: [size=4] In circuits with higher requirements, CBB capacitors replace common polystyrene or mica capacitors. This is mainly because CBB capacitors have an advantage in volume compared to polystyrene c...; fish001 Analogue and Mixed Signal

Connection configuration between MATLAB and CCS: When configuring MATLAB and CCS, why is there no Tool Directories option on the configuration interface? The one without red marks is my configuration work interface, and the one with red marks is the...; LydiaQQ DSP and ARM Processors

Xunwei 4412 development board Qt control hardware: How do we operate the driver on QT? For example, if we want to light up an LED, we can use open, read, write, and ioctl functions in C language to operate, but the language we use on QT is C++, so how...; 遥寄山川 ARM Technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components