530UC712M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530UC712M000DGR

530UC712M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 712MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530UC712M000DGR Overview

CMOS/TTL Output Clock Oscillator, 712MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530UC712M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	712 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Wireless remote control motor vehicle anti-theft circuit transmitter circuit

Temperature control circuit connection circuit diagram c

latch gate circuit

1X0614CE (video recorder) infrared remote control receiving preamplifier circuit

Capacitive divider clamped single-ended flyback switching regulated power supply

Bootstrap composite amplifier circuit

Is S3C2410 the cheapest chip among ARM 9? Is there any cheaper one?: Is S3C2410 the cheapest chip in ARM 9? Is there any cheaper one? It needs to support MMU and Linux kernel 2.6.12 or above...; gues123 ARM Technology

DVD drive copy and burn speed slows down: My Samsung DVD burner has been slowing down in copying and burning recently. When copying files from a disc, the CPU is 100%. When burning a file, a 4G file used to take 10 minutes to burn, but now it...; mary1127 Embedded System

Collection of talented bloggers: Economics: Gary Becker & Richard Posner (world-renowned economists): Gregory Mankiw (Professor of Economics at Harvard University): Setser:[/font][url=http://blog.hellodsp.com/link.php?url=http://rgem...; 逍遥 Talking

Preparation and verification of TI CC3200-LAUNCHXL development environment: Install the development environmentThe working computer has CCS 8.1.0.00011 installed. In order to evaluate CC3200-LAUNCHXL, you need to install SimpleLink CC32xx device support, as well as TI-RTOS an...; Jacktang Wireless Connectivity

MicroPython's Zephyr branch adds GPIO functionality: I checked the MicroPython update today and found that GPIO support has been added. The compilation can also pass. Unfortunately, the K64F board is not with me, so I can only test it on Monday. Netizen...; dcexpert MicroPython Open Source section

Single chip microcomputer C language accurate delay: A simple study of the 51 single-chip Keil C delay program (crystal oscillator 12MHz, one machine cycle 1us.) void delay(void) { unsigned char i,j,k; for(i=15;i>0;i--) for(j=202;j>0;j--) for(k=81;k>0;k...; tong7127 MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components