EEWORLDEEWORLDEEWORLD

Part Number

Search

PMX1GJ10FREQ1

Description
Parallel - Fundamental Quartz Crystal, 9.8MHz Min, 12MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size270KB,2 Pages
ManufacturerMtronPTI
Websitehttp://www.mtronpti.com
Environmental Compliance
Download Datasheet Parametric View All

PMX1GJ10FREQ1 Overview

Parallel - Fundamental Quartz Crystal, 9.8MHz Min, 12MHz Max, ROHS COMPLIANT PACKAGE-2

PMX1GJ10FREQ1 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codeunknown
Other featuresAT CUT CRYSTAL
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.003%
frequency tolerance20 ppm
JESD-609 codee4
load capacitance10 pF
Manufacturer's serial numberPMX
Installation featuresSURFACE MOUNT
Maximum operating frequency12 MHz
Minimum operating frequency9.8 MHz
Maximum operating temperature70 °C
Minimum operating temperature
physical sizeL7.0XB5.0XH1.2 (mm)/L0.276XB0.197XH0.047 (inch)
Series resistance80 Ω
surface mountYES
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
PMX Surface Mount Crystals
5.0 x 7.0 x 1.2 mm
MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.
Please see
www.mtronpti.com
for our complete offering and detailed datasheets. Contact us for your application specific requirements: MtronPTI
1-800-762-8800.
Revision: 8-10-07
#In the Cloud#Tickets are in rush, tickets for the Cloud Computing Conference are worth 2,000 yuan!
[font=黑体][size=5][color=#ff0000]Congratulations to netizen [url=https://home.eeworld.com.cn/my/aiguodelaoge.html][b]aiguodelaoge[/b][/url] for winning a ticket to the 5th China Cloud Computing Confere...
EEWORLD社区 Embedded System
How to use D flip-flop to achieve delay???
A D flip-flop delays one CLK cycle. If it delays 10 CLK cycles, it means it triggers a few more beats. How should the program be written?StartFragmentA D flip-flop program reg A_ZRE0_CROSS_MOVE; alway...
cetc50 FPGA/CPLD
How to make Acticesync support UDP?
I am making a GPS vehicle terminal. With Acticesync, I can debug in single step. Unfortunately, I can only debug TCP protocol. I can't debug UDP because I heard that Acticesync doesn't support it. I w...
lc258 Embedded System
About transfer function
Recently, I was reading about circuit principle analysis. Regarding the transfer function, I introduced an exponential sine wave excitation to analyze the steady-state response, and finally introduced...
15272693963 Integrated technical exchanges
Learn FPGA from Teacher Xia (1) Why Verilog can support large-scale design
[flash]http://www.tudou.com/v/sYYYpxggFX0/v.swf[/flash]...
soso FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 192  2881  666  1386  2228  4  59  14  28  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号