H10S-FREQ-31-FUND-T-STBY1-TOL4 datasheet, PDF

H10S-FREQ-31-FUND-T-STBY1-TOL4: DescriptionParallel - Fundamental Quartz Crystal, 10MHz Min, 45MHz Max; CategoryPassive components Crystal/resonator; File Size52KB，1 Pages; ManufacturerRaltron; Websitehttp://www.raltron.com/; Environmental Compliance

Download Datasheet Parametric View All

H10S-FREQ-31-FUND-T-STBY1-TOL4 Overview

Parallel - Fundamental Quartz Crystal, 10MHz Min, 45MHz Max

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
Ageing	2 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	1 µW
frequency stability	0.0004%
frequency tolerance	100 ppm
load capacitance	31 pF
Manufacturer's serial number	H10S
Installation features	SURFACE MOUNT
Maximum operating frequency	45 MHz
Minimum operating frequency	10 MHz
Maximum operating temperature	60 °C
Minimum operating temperature	-10 °C
physical size	L6XB3.5XH1 (mm)/L0.236XB0.138XH0.039 (inch)
surface mount	YES
Base Number Matches	1

Can eboot.nb0 be written to NOR flash?: My board is 2410+wince5.0, FS2410, with built-in uboot. I want to use eboot to load the operating system, and I have compiled a usable eboot.nb0. But every time I use it, I first use uboot+DNW to down...; janeyqian Embedded System

TI high-precision sensor path circuit design: WEBENCH Sensor Designer provides comprehensive circuit solutions for common sensing, transmitter or inverter applications. Users can start designing by simply selecting the appropriate sensor from a r...; qwqwqw2088 Analogue and Mixed Signal

In the process, is the assignment between signals "value transfer" or "address transfer"?: Solution: Signal assignment in process is to assign value to signal, not to assign signal to signal.In other words, it is "value transfer". I guess the hardware is implemented using triggers....; eeleader FPGA/CPLD

Altera soc emmc driver problem: Now I have a Micron eMMC, which is directly connected to the SD card pin. Originally, SD is 4-bit data, and eMMC is 8-bit data. In the FPGA project, the HSP interface is modified, and the SDIO is 8-bi...; tc317891209 FPGA/CPLD

Let me share with you the books and materials related to CAN bus that I usually collect: In order to improve everyone's download speed, I directly give the network disk download address of each document CAN-bus development and application http://115.com/file/e6phqlkr Fieldbus CAN principl...; jiaxinhui2011 ARM Technology

Ask about VHDL code: I encountered a strange thing today. I wrote it like this in VHDL. There was no error, but the circuit did not work. outport <= inport; outport and inport are the pins of the FPGA. What is the reason?...; kata FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components