7-bit programmable ‘A’ counter and the necessary control and
latch circuitry for accepting and latching the input data.
Data is presented serially under external control from a
suitable microprocessor. Although 28 bits of data are initially
required to program all counters, subsequent updating can be
abbreviated to 17 bits, when only the ‘A’ and ‘M’ counters require
changing.
The NJ88C22 is intended to be used in conjunction with a
two-modulus prescaler such as the SP8715 series to produce a
universal binary coded synthesiser for up to 1100MHz operation.
PDA
PDB
LD
FIN
V
SS
V
DD
OSC IN
OSC OUT
1
2
3
4
16
15
14
13
CH
RB
MC
PDA
PDB
NC
ENABLE
LD
F
IN
CLOCK
V
SS
DATA
V
DD
NC
NC
OSC IN
CAP
1
2
3
4
5
6
7
8
9
18
17
16
15
NJ88C22
14
13
12
11
10
CH
RB
MC
CAP
ENABLE
CLOCK
DATA
NC
OSC OUT
NJ88C22
5
6
7
8
12
11
10
9
DG16, DP16
FEATURES
s
Low Power Consumption
MP18
Fig.1 Pin connections - top view (not to scale)
s
s
s
s
High Performance Sample and Hold Phase Detector
Serial Input with Fast Update Feature
>20MHz Input Frequency
Fast Lock-up Time
ABSOLUTE MAXIMUM RATINGS
Supply voltage, V
DD
2V
SS
:
Input voltage
Open drain output, LD pin:
All other pins:
Storage temperature:
20·75V
to 7V
7V
V
SS
20·3V
to V
DD
10·3V
255°C
to
1125°C
(DP and MP packages)
265°C
to
1150°C
(DG package)
CAP
17
(15)
CH
16
(18)
ORDERING INFORMATION
NJ88C22 MA DG
Ceramic DIL Package
NJ88C22 MA DP
Plastic DIL Package
NJ88C22 MA MP
Miniature Plastic DIL Package
RB
15
(17)
OSC IN
OSC OUT
7 (9)
8 (10)
LATCH 6 LATCH 7 LATCH 8
10 (12)
DATA 12 (14)
ENABLE
11 (13)
REFERENCE COUNTER
(11BITS)
42
÷
f
r
SAMPLE/HOLD 1 (1)
PDA
PHASE
DETECTOR
‘R’ REGISTER
f
V
FREQUENCY/
PHASE
DETECTOR
2 (2)
PDB
CLOCK
‘M’ REGISTER
‘A’ REGISTER
3 (4)
LOCK DETECT (LD)
V
SS
LATCH 1 LATCH 2 LATCH 3
LATCH 4 LATCH 5
F
IN
4 (5)
‘M’ COUNTER
(10 BITS)
‘A’ COUNTER
(7 BITS)
V
DD
V
SS
6 (7)
CONTROL LOGIC
5 (6)
14 (16) MODULUS
CONTROL
OUTPUT (MC)
Fig.2 Block diagram (MP pinout shown in parentheses)
NJ88C22
ELECTRICAL CHARACTERISTICS AT V
DD
= 5V
Test conditions unless otherwise stated:
V
DD
–V
SS
=5V
±0·5V.
Temperature range = –40°C to +85°C
DC Characteristics
Value
Characteristic
Min.
Supply current
Modulus Control Output (MC)
High level
Low level
Lock Detect Output (LD)
Low level
Open drain pull-up voltage
PDB Output
High level
Low level
3-state leakage current
AC Characteristics
Value
Characteristic
Min.
F
IN
and OSC IN input level
Max. operating frequency, f
F
IN
and f
osc
Propagation delay, clock to modulus control MC
Programming Inputs
Clock high time, t
CH
Clock low time, t
CL
Enable set-up time, t
ES
Enable hold time, t
EH
Data set-up time, t
DS
Data hold time, t
DH
Clock rise and fall times
High level threshold
Low level threshold
Hysteresis
Phase Detector
Digital phase detector propagation delay
Gain programming resistor, RB
Hold capacitor, CH
Programming capacitor, CAP
Output resistance, PDA
200
20
30
0·5
0·5
0·2
0·2
0·2
0·2
50
Typ.
Max.
mV RMS 10MHz AC-coupled sinewave
MHz
Input squarewave V
DD
to V
SS
,
25°C.
ns
See note 2
Units
Conditions
Typ.
Max.
5·5
1.5
4·6
0·4
0·4
7·0
4·6
0·4
±0·1
mA
mA
V
V
V
V
V
V
µA
f
osc
, f
F
IN
= 10MHz
f
osc
, f
F
IN
= 1MHz
I
SOURCE
= 1mA
I
SINK
= 1mA
I
SINK
= 4mA
0 to 5V
square
wave
Units
Conditions
I
SOURCE
= 5mA
I
SINK
= 5mA
t
CH
0·2
V
DD
20·8
0·8
1·0
500
5
1
1
5
ns
kΩ
nF
nF
kΩ
NOTES
1. Data, Clock and Enable inputs are high impedance Schmitt buffers without pull-up resistors; they are therefore not TTL compatible.
2. All counters have outputs directly synchronous with their respective clock rising edges.
3. The finite output resistance of the internal voltage follower and ‘on’ resistance of the sample switch driving this pin will add a finite time constant
to the loop. An external 1nF hold capacitor will give a maximum time constant of 5µs.
4. The inputs to the device should be at logic ‘0’ when power is applied if latch-up conditions are to be avoided. This includes the signal/osc.
frequency inputs.
2
µs
µs
µs
µs
µs
µs
µs
V
V
V
All timing periods
are referenced to
the negative
transition of the
clock waveform
See note 1
See note 1
See note 1
See note 3
NJ88C22
PIN DESCRIPTIONS
Pin no.
DG,DP
MP
Name
PDA
Description
Analog output from the sample and hold phase comparator for use as a ‘fine’ error signal. Voltage
increases as f
v
(the output from the ‘M’ counter) phase lead increases; voltage decreases as f
r
(the
output from the reference counter) phase lead increases. Output is linear over only a narrow phase
window, determined by gain (programmed by RB). In a type 2 loop, this pin is at (V
DD
2V
SS
)/2 when the
system is in lock.
Three-state output from the phase/frequency detector for use as a ‘coarse’ error signal.
f
v
.
f
r
or f
v
leading: positive pulses with respect to the bias point V
BIAS
f
v
,
f
r
or f
r
leading: negative pulses with respect to the bias point V
BIAS
f
v
= f
r
and phase error within PDA window: high impedance.
Not connected.
An open-drain lock detect output at low level when phase error is within PDA window (in lock); high
impedance at all other times.
The input to the main counters. It is normally driven from a prescaler, which may be AC-coupled or,
when a full logic swing is available, may be DC-coupled.
Negative supply (ground).
Positive supply (normally 5V)
Not connected.
1
1
2
2
PDB
–
3
4
5
6
–
7, 8
3
4
5
6
7
8
NC
LD
F
IN
V
SS
V
DD
NC
9,10 OSC IN/ These pins form an on-chip reference oscillator when a series resonant crystal is connected across
OSC OUT them. Capacitors of appropriate value are also required between each end of the crystal and ground
to provide the necessary additional phase shift. The addition of a 220Ω resistor between OSC OUT and
the crystal will improve stability. An external reference signal may, alternatively, be applied to OSC IN.
This may be a low-level signal, AC-coupled, or if a full logic swing is available it may be DC-coupled.
The program range of the reference counter is 3 to 2047 , with the total division ratio being twice the
programmed number.
–
12
NC
DATA
Not connected.
Information on this input is transferred to the internal data latches during the appropriate data read time
slot. DATA is high for a ‘1’ and low for a ‘0’. There are three data words which control the NJ88C22;
MSB is first in the order: ‘A’ (7 bits), ‘M’ (10 bits), ‘R’ (11 bits).
Data is clocked on the negative transition of the CLOCK waveform. If less than 28 negative clock
transitions have been received when the ENABLE line goes low (i.e., only ‘M’ and ‘A’ will have been
clocked in), then the ‘R’ counter latch will remain unchanged and only ‘M’ and ‘A’ will be transferred from
the input shift register to the counter latches. This will protect the ‘R’ counter from being corrupted by
any glitches on the clock line after only ‘M’ and ‘A’ have been loaded If 28 negative transitions have
been counted, then the ‘R’ counter will be loaded with the new data.
When ENABLE is low, the DATA and CLOCK inputs are disabled internally. As soon as ENABLE is
high, the DATA and CLOCK inputs are enabled and data may be clocked into the device. The data is
transferred from the input shift register to the counter latches on the negative transition of the ENABLE
input and both inputs to the phase detector are synchronised to each other.
This pin allows an external capacitor to be connected in parallel with the internal ramp capacitor and
allows further programming of the device. (This capacitor is connected from CAP to V
SS
).
Modulus control output for controlling an external dual-modulus prescaler. MC will be low at the beginning
of a count cycle and will remain low until the ‘A’ counter completes its cycle. MC then goes high and
remains high until the ‘M’ counter completes its cycle, at which point both ‘A’ and ‘M’ counters are reset.
This gives a total division ratio of
MP
1
A,
where
P
and
P
11
represent the dual-modulus prescaler
values. The program range of the ‘A’ counter is 0-127 and therefore can control prescalers with a
division ratio up to and including
4128/129.
The programming range of the ‘M’ counter is 8-1023
and, for correct operation,
M
>
A.
Where every possible channel is required, the minimum total division
ratio
N
should be:
N
>
P
2
2
P,
where
N
=
MP
1
A.
An external sample and hold phase comparator gain programming resistor should be connected
between this pin and V
SS
.
An external hold capacitor should be connected between this pin and V
SS
.
9
10
11
13
CLOCK
12
14
ENABLE
13
14
15
16
CAP
MC
15
16
17
18
RB
CH
3
NJ88C22
2·0
V
DD
= 5V
OSC IN, F
IN
= 0V TO 5V SQUARE WAVE
SUPPLY CURRENT (mA)
SUPPLY CURRENT (mA)
1·5
8
7
6
5
4
3
2
TOTAL SUPPLY CURRENT IS
THE SUM OF THAT DUE TO F
IN
AND OSC IN
1
2
3
4
5
6
7
INPUT FREQUENCY (MHz)
8
9
10
1
10MHz
1MHz
V
DD
= 5V
F
IN
= LOW FREQUENCY
0V TO 5V SQUARE WAVE
OSC IN
1·0
F
IN
0·5
0·2
0·4
0·6
0·8
1·0
1·2
INPUT LEVEL (V RMS)
1·4
1·6
Fig. 3 Typical supply current v. input frequency
Fig. 4 Typical supply current v. input level, OSC IN
PROGRAMMING
Reference Divider Chain
The comparison frequency depends upon the crystal
oscillator frequency and the division ratio of th ‘R’ counter,
which can be programmed in the range 3 to 2047, and a fixed
divide by two stage.
f
osc
R=
23fcomp
where
fosc
= oscillator frequency,
fcomp
= comparison frequency,
R
= ‘R’ counter ratio
For example, where the crystal frequency = 10MHz and a
channel spacing comparison frequency of 12·5kHz is required,
Note that
M
>
A
and
N
=
f
VCO
fcomp
For example, if the desired VCO frequency = 275MHz, the
comparison frequency is 12·5kHz and a two-modulus prescaler
of
464/65
is being used, then
6
N
= 275310
3
= 22310
3
12·5310
Now,
N
=
MP
1
A,
which can be rearranged as
N/P
=
M
1
A/P.
In our example we have
P
= 64, therefore
R=
10
7
= 400
2312·5310
3
22310
3
A
=
M
1
64
64
such that
M
= 343 and
A
/64 = 0·75.
Now,
M
is programmed to the integer part = 343 and
A
is
programmed to the fractional part364 i.e.,
A
= 0·75364 = 48.
NB
The minimum ratio
N
that can be used is
P
2
2
P
(= 4032 in
our example) for all contiguous channels to be available.
To check:
N
= 343364148 = 22000, which is the required
division ratio and is greater than 4032 ( =
P
2
2
P
).
When re-programming, a reset to zero is followed by reloading
with the new counter values, which means that the loop lock-up
time will be well defined and less than 10ms. If shorter lock-up
times are required, when making only small changes in frequency,
the non-resettable NJ88C28 should be considered.
Thus, the ‘R’ register would be programmed to 400 expressed
in binary. The total division ratio would then be 23400 = 800
since the total division ratio of the ‘R’ counter plus the
42
stage
is from 6 to 4094 in steps of 2.
VCO Divider Chain
The synthesised frequency of the voltage controlled oscillator
(VCO) will depend on the division ratios of the ‘M’ and ‘A’
counters, the ratio of the external two-modulus prescaler
(P/P
1
1)and
the comparison frequency .
The division ratio
N
=
MP
1
A,
where
M
is the ratio of the ‘M’ counter in the range 8 to 1023
and
A
is the ratio of the ‘A’ counter in the range 0 to 127.
CLOCK
t
CH
t
CL
ENABLE
t
EH
t
ES
t
DS
t
EH
t
DH
t
ES
DATA
Fig. 5 Timing diagram showing timing periods required for correct operation
4
NJ88C22
1
CLOCK
2
3
4
5
(15)26
(16)27
(17)28
ENABLE
DATA
A
6
A
5
A
4
A
3
A
2
(M
2
)R
2
(M
1
)R
1
(M
0
)R
0
Fig.6 Timing diagram showing programming details
PHASE COMPARATORS
Noise output from a synthesiser loop is related to loop gain:
K
PD
K
VCO
N
where
K
PD
is the phase detector constant (volts/rad),
K
VCO
is
the VCO constant (rad/sec/volt) and
N
is the overall loop division
ratio. When
N
is large and the loop gain is low, noise may be
reduced by employing a phase comparator with a high gain.
The sample and hold phase comparator in the NJ88C22 has
a high gain and uses a double sampling technique to reduce
spurious outputs to a low level.
A standard digital phase/frequency detector driving a three-
state output,PDB, provides a ‘coarse’ error signal to enable
fast switching between channels.
The PDB output is active until the phase error is within the
sample and hold phase detector window, when PDB becomes
high impedance. Phase-lock is indicated at this point by a low
level on LD. The sample and hold phase detector provides a
‘fine’ error signal to give further phase adjustment and to hold
the loop in lock. An internally generated ramp, controlled by the
digital output from both the reference and main divider chains,
is sampled at the reference frequency to give the ‘fine’ error
signal, PDA. When in phase lock, this output would be typically
at (V
DD
2V
SS
)/2 and any offset from this would be proportional
to phase error.
The relationship between this offset and the phase error is
the phase comparator gain,
K
PDA
, which is programmable with
an external resistor, RB, and a capacitor, CAP. An internal
50pF capacitor is used in the sample and hold comparator.
CRYSTAL OSCILLATOR
When using the internal oscillator, the stability may be
enhanced at high frequencies by the inclusion of a resistor
between the OSC OUT pin and the other components. A value
of between 150Ω and 270Ω is advised, depending on the
crystal series resistance.
PROGRAMMING/POWER UP
Data and signal input pins should not have input applied to
京公网安备 11010802033920号
EEWORLD
