EEWORLDEEWORLDEEWORLD

Part Number

Search

GS71116U-15

Description
Standard SRAM, 64KX16, 15ns, CMOS, PBGA48, 6 X 8 MM, 0.75 MM PITCH, FBGA-48
Categorystorage    storage   
File Size220KB,15 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Download Datasheet Parametric View All

GS71116U-15 Overview

Standard SRAM, 64KX16, 15ns, CMOS, PBGA48, 6 X 8 MM, 0.75 MM PITCH, FBGA-48

GS71116U-15 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Parts packaging codeBGA
package instructionTFBGA,
Contacts48
Reach Compliance Codecompliant
ECCN code3A991.B.2.B
Maximum access time15 ns
JESD-30 codeR-PBGA-B48
length8 mm
memory density1048576 bit
Memory IC TypeSTANDARD SRAM
memory width16
Humidity sensitivity level3
Number of functions1
Number of terminals48
word count65536 words
character code64000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize64KX16
Package body materialPLASTIC/EPOXY
encapsulated codeTFBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE, FINE PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal pitch0.75 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width6 mm
Base Number Matches1
GS71116TP/J/U
SOJ, TSOP, FP-BGA
Commercial Temp
Industrial Temp
Features
• Fast access time: 10, 12, 15ns
• CMOS low power operation: 100/85/70 mA at min. cycle time.
• Single 3.3V ± 0.3V power supply
• All inputs and outputs are TTL compatible
• Byte control
• Fully static operation
• Industrial Temperature Option: -40° to 85°C
• Package line up
J: 400mil, 44 pin SOJ package
TP: 400mil, 44 pin TSOP Type II package
U: 6 mm x 8 mm Fine Pitch Ball Grid Array package
64K x 16
1Mb Asynchronous SRAM
SOJ 64K x 16 Pin Configuration
A
4
A
3
A
2
A
1
A
0
CE
DQ
1
DQ
2
DQ
3
DQ
4
V
DD
V
SS
DQ
5
DQ6
DQ7
DQ
8
WE
A
15
A
14
A
13
A
12
NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
10, 12, 15ns
3.3V V
DD
Center V
DD
& V
SS
Top view
44 pin
SOJ
Description
The GS71116 is a high speed CMOS static RAM organized as
65,536-words by 16-bits. Static design eliminates the need for exter-
nal clocks or timing strobes. Operating on a single 3.3V power supply
and all inputs and outputs are TTL compatible. The GS71116 is avail-
able in a 6x8 mm Fine Pitch BGA package as well as in 400 mil SOJ
and 400 mil TSOP Type-II packages.
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A
5
A
6
A
7
OE
UB
LB
DQ
16
DQ
15
DQ
14
DQ
13
V
SS
V
DD
DQ
12
DQ
11
DQ
10
DQ
9
NC
A
8
A
9
A
10
A
11
NC
Pin Descriptions
Symbol
A
0
to A
15
DQ
1
to DQ
16
CE
LB
UB
WE
OE
V
DD
V
SS
NC
Description
Address input
Data input/output
Chip enable input
Lower byte enable input
(DQ1 to DQ8)
Upper byte enable input
(DQ9 to DQ16)
Write enable input
Output enable input
+3.3V power supply
Ground
No connect
Fine Pitch BGA 64K x 16 Bump Configuration
1
2
3
4
5
6
A
B
C
D
E
F
G
H
LB
DQ
16
OE
UB
A
0
A
3
A
5
NC
NC
A
8
A
10
A
13
A
1
A
4
A
6
A
7
NC
A
9
A
11
A
14
A
2
CE
DQ
2
DQ
4
DQ
5
DQ
7
WE
A
15
NC
DQ
1
DQ
3
V
DD
V
SS
DQ
6
DQ
8
NC
DQ
14
DQ
15
V
SS
V
DD
DQ
13
DQ
12
DQ
11
DQ
10
DQ
9
NC
NC
A
12
6mm x 8mm, 0.75mm Bump Pitch
Top View
Rev: 1.06 6/2000
1/15
© 1999, Giga Semiconductor, Inc.
M
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
[GD32E231 DIY Contest] 1. Good emulator
[i=s]This post was last edited by ddllxxrr on 2019-5-3 09:33[/i] Today, I had some time to start tinkering at home. I thought I had to install the emulation driver, but when I plugged it in, it told m...
ddllxxrr GD32 MCU
100 Examples of Classic Algorithms
[align=left][font=宋体]【Program 3】 [/font] [font=宋体]Topic: An integer, when adding 100, it is a perfect square number, and when adding 168, it is another perfect square number. What is the integer? [/fo...
jingcheng 51mcu
9.10 Calling on everyone to send flowers to the teachers in the forum~~~~
Careful friends will find that there are two more small flowers in the EEWORLD posting emoticon list, a red carnation and two red roses.It's a holiday, we can't help but celebrate, so I'm launching a ...
soso FPGA/CPLD
Follow TI's high voltage technology experts to learn about the advantages of capacitive isolation technology!
Texas Instruments' reinforced isolation technology is achieved by connecting a thick silicon dioxide capacitor bank in series. Each channel uses high voltage isolation capacitors on both dies. [align=...
alan000345 TI Technology Forum
Introduction to TI Cortex-A8 TQ_AM335X
The TQ_AM335X development board is a complete set of learning and solutions provided by Guangzhou Tianqian Computer Technology Co., Ltd. specifically for users with certain development experience or e...
tqlxx Embedded System
Problem compiling the program
Moderator and friends, please have a look, I use timer 1 to output pulse signals, and many errors occurred in TIM1 when compiling the program. However, I have clearly added the file stm32f10x_tim.c to...
HHY55 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1216  2923  2684  1386  544  25  59  55  28  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号