EEWORLDEEWORLDEEWORLD

Part Number

Search

CK2660-9ERD9T

Description
DC-DC Regulated Power Supply Module, 2 Output, 150W, Hybrid, HEAT SINK, METAL, CASE K02, MODULE
CategoryPower/power management    The power supply circuit   
File Size200KB,4 Pages
ManufacturerBel Fuse
Download Datasheet Parametric View All

CK2660-9ERD9T Overview

DC-DC Regulated Power Supply Module, 2 Output, 150W, Hybrid, HEAT SINK, METAL, CASE K02, MODULE

CK2660-9ERD9T Parametric

Parameter NameAttribute value
Brand NamePower-One
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Parts packaging codeMODULE
package instruction,
Manufacturer packaging codeCASE K02
Reach Compliance Codecompliant
ECCN codeEAR99
Other features24V ADDITIONAL OUTPUT AVAILABLE
Analog Integrated Circuits - Other TypesDC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage140 V
Minimum input voltage28 V
Nominal input voltage60 V
JESD-30 codeR-MXMA-X
JESD-609 codee0
Maximum load regulation0.208%
Number of functions1
Output times2
Maximum operating temperature71 °C
Minimum operating temperature-40 °C
Maximum output voltage26.4 V
Minimum output voltage9.6 V
Nominal output voltage24 V
Package body materialMETAL
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
surface mountNO
technologyHYBRID
Temperature levelOTHER
Terminal surfaceTIN LEAD
Terminal formUNSPECIFIED
Terminal locationUNSPECIFIED
Maximum time at peak reflow temperatureNOT SPECIFIED
Maximum total power output150 W
Fine-tuning/adjustable outputYES
Base Number Matches1
Address offset when data width changes
For example, a CPU with a 32-bit data port wants to ask: I use 16-bit and 32-bit methods to access the device , what should I do with A0? When using an arm CPU, for example, when connecting a 16-bit p...
dianzijie5 ARM Technology
Introduction to VHDL language and related syntax
VHDL language introduction and related syntax are suitable for beginners. It provides a comprehensive introduction to VHDL syntax and related examples....
gz475514589 FPGA/CPLD
What is the principle of selecting ADC frequency division factor?
These are ADPS2 ADPS1 ADPS0....
turbogears Microchip MCU
"Time Slice Polling tpOS v2.00" is released on the entire network for the first time (absolutely shocking) 2016-02-03 Update
[i=s] This post was last edited by zhaojun_xf on 2016-2-3 15:32 [/i] [align=center] [size=6][color=#ff8c00]Overview[/color][/size][/align] I have previously published some of my own topics on applicat...
zhaojun_xf stm32/stm8
C2000 CLA debugging and analysis
The following example uses the cla_asin project in the following path to illustrate the relevant precautions for CLA debugging and analysis. C2000Ware_3_02_00_00\device_support\f2837xd\examples\cpu1\c...
fish001 Microcontroller MCU
ARM interrupt principle, misunderstanding of interrupt nesting
A few days ago, a student asked me about ARM interrupt nesting. I found that what I took for granted in my mind was not easy for students to understand. ARM has seven modes. Here we only discuss SVC, ...
leslie ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 73  2863  196  874  1622  2  58  4  18  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号