BUS-63105-540Z datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> BUS-63105-540Z

BUS-63105-540Z: DescriptionBus Driver/Transceiver; Categorylogic logic; File Size124KB，16 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BUS-63105-540Z Overview

Bus Driver/Transceiver

BUS-63105-540Z Parametric

Parameter Name	Attribute value
package instruction	,
Reach Compliance Code	compliant
Base Number Matches	1

Preview

Download Datasheet

View All

BUS-63100 SERIES

MIL-STD-1553 DATA BUS

SINGLE AND DUAL TRANSCEIVERS

BUS-63102

BUS-63105

BUS-63125

DESCRIPTION

The BUS-63100 transceivers are

complete transmitter and receiver

pairs conforming fully to MIL-STD-

1553A and 1553B. Features available

with selected models of this high reli-

ability series include: Smiths and

Harris interface type choices,

+12 V/+15 V power supply voltage

range, variable threshold levels, and

single (24-pin DDIP or square) and

completely independent dual redun-

dant (36-pin DDIP) packaging config-

urations. All models are also available

in flat packs.

The receiver section of the BUS-

63100 series accepts phase-modula-

ted bipolar data from a MIL-STD-1553

Data Bus and produces TTL signal

data at its outputs: RX Data Out and

RX Data Out. These outputs repre-

sent positive and negative variations

of the input data signals beyond an

internally fixed or externally set

threshold level. An external STROBE

input enables or disables the receiver

outputs.

The transmitter section accepts bipo-

lar TTL signal data at its TX Data and

TX Data input lines and produces

phase modulated bipolar data at the

TX Data and TX Data outputs. The

transmitters’ output voltage level is

typically 28 Vpp to 30 Vpp. An exter-

nal input, INHIBIT, takes priority over

the transmitter inputs and disables

the transmitter when activated with a

logic “1.”

The small size and different model

capabilities available with the

BUS-63100 series simplify engineer-

ing design, making it an excellent

choice for interfacing with any

MIL-STD-1553 system.

FEATURES

•

Conforms Fully to MIL-STD-1553A

and 1553B

•

Some Models Available to Military

(DESC) Drawings

•

Model Capabilities:

Single or Dual Redundant

Packaging

-12 V/-15 V Power Supply Voltage

Range Available

Harris or Smith’s I/O Compatibility

•

Small Size:

Single – 24-Pin DDIP or Square

Dual – 36-Pin DDIP Flat Packs

•

Low Power

•

High Reliability – LSI

±V

1553

DATA

BUS

+5 V

RECEIVER STROBE

BI PHASE

TTL DATA

PHASE MODULATED

BIPOLAR DATA

RX Data In

SHORT OR

LONG STUB

COUPLING

ISOLATION

TRANSFORMER

RX Data In

RECEIVER SECTION

COMPARATOR

RX Data

LIMITER

FILTER

RX Data

DECODER

COMPARATOR

TRANSMITTER SECTION

DRIVER

TX Data Out

SHAPING

NETWORK

DRIVER

TX Data Out

SHAPING

NETWORK

TX Data In

ENCODER

TX INHIBIT

FIGURE 1. BUS-63100 BLOCK DIAGRAM

DDC Custom Monolithics utilized in this product are copyright under the Semiconductor chip Protection Act.

Recommended Resources

Typical channel monitoring circuit diagram

U-segment RF modulator

Punch photoelectric control safety device circuit one b

Current negative feedback bias circuit

Electric bicycle circuit diagram 1

Schematic diagram of boost chopper switching regulated power supply

Automatic dialing under wince: I use vs2005 c# to develop, and the new project type is wince5.0. The code is as follows: [DllImport("Rasapi32.dll", EntryPoint = "RasEnumConnectionsA", SetLastError = true)] internal static extern in...; t2yaote Embedded System

Repost--From Beginners to XX, 16 Books That Communications People Must Read (Highly Recommended): [i=s]This post was last edited by tiankai001 on 2017-1-31 21:50[/i] [color=#333333][font=微软雅黑, 宋体]Many people asked me what books I need to read to do communications work. Here are some pertinent sugg...; tiankai001 RF/Wirelessly

Graduation project guidance: I chose an FPGA topic, which is a multi-channel high-speed information acquisition system based on FPGA. Its main function is to synchronously collect 24 channels of signals in real time and transmit ...; pplcyls FPGA/CPLD

FPGA_100 Days Journey_Key Debounce.pdf: FPGA_100 Days Journey_Key Debounce.pdf...; zxopenljx FPGA/CPLD

Your purpose of learning UCOS and your opinions and expectations on the UCOS section: It's a survey, haha. As the title says, please give us your opinions and expectations on the UCOS section! I hope this section can become popular, and it cannot be separated from your support. Let's t...; llpanda Real-time operating system RTOS

Altium designer summer 09 installation to crack step 2 can not generate alf file, which expert can give me some advice: After installing ADS9, I cracked it, but the second step failed to generate the alf file. I need help from an expert. My system is Win7, and I turned off the antivirus when cracking it. The paths are ...; congshan5923 PCB Design

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components