EEWORLDEEWORLDEEWORLD

Part Number

Search

PP6GGXXFREQ5

Description
Parallel - 3Rd Overtone Quartz Crystal, 40MHz Min, 150MHz Max, ROHS COMPLIANT PACKAGE-4
CategoryPassive components    Crystal/resonator   
File Size399KB,2 Pages
ManufacturerMtronPTI
Websitehttp://www.mtronpti.com
Environmental Compliance  
Download Datasheet Parametric View All

PP6GGXXFREQ5 Overview

Parallel - 3Rd Overtone Quartz Crystal, 40MHz Min, 150MHz Max, ROHS COMPLIANT PACKAGE-4

PP6GGXXFREQ5 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionROHS COMPLIANT PACKAGE-4
Reach Compliance Codeunknown
Other featuresAT-CUT CRYSTAL
Ageing2 PPM/YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level10 µW
frequency stability0.002%
frequency tolerance20 ppm
JESD-609 codee4
Installation featuresSURFACE MOUNT
Maximum operating frequency150 MHz
Minimum operating frequency40 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
physical sizeL6.0XB3.5XH1.2 (mm)/L0.236XB0.138XH0.047 (inch)
Series resistance50 Ω
surface mountYES
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
PP & PR Surface Mount Crystals
3.5 x 6.0 x 1.2 mm
Miniature low profile package (2 & 4 Pad)
RoHS Compliant
Wide frequency range
PCMCIA - high density PCB assemblies
PR (2 Pad)
PP (4 Pad)
Available Stabilities vs. Temperature
A = Available
N = Not Available
MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.
Please see
www.mtronpti.com
for our complete offering and detailed datasheets. Contact us for your application specific requirements: MtronPTI
1-800-762-8800.
Revision: 9-19-07
JLink V8 User Manual
JLink V8 User Manual...
sssls2008 ARM Technology
0 points post...
...
passion07 Embedded System
In mobile, when importing a lib, why does it prompt that the lib cannot be opened?
tinyxmld.lib is an xml parsing class. I added this lib to the link, but it said it couldn't be opened when compiling....
lq999jacky Embedded System
JLINK V8
Seeing that everyone is so motivated, I came here to make up for the lack of DSP. I haven't kept up with everyone's progress, so I'll make some contributions~! I have a complete set of JLINK V8 data, ...
superwangyang NXP MCU
SPI communication program
My own SPI protocol communication program for the project (CPLD communicates with TI2802)...
eeleader FPGA/CPLD
Xilinx FPGA Design Optimization
Asynchronous resets also have an impact on general logic structures. Since all Xilinx FPGA general purpose registers have the ability to program reset/set as either asynchronous or synchronous, design...
eeleader FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1911  1153  977  2295  215  39  24  20  47  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号