EEWORLDEEWORLDEEWORLD

Part Number

Search

PI74FCT162H646CTV

Description
Registered Bus Transceiver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO56, 0.300 INCH, PLASTIC, SSOP-56
Categorylogic    logic   
File Size215KB,8 Pages
ManufacturerPericom Semiconductor Corporation (Diodes Incorporated)
Websitehttps://www.diodes.com/
Download Datasheet Parametric View All

PI74FCT162H646CTV Overview

Registered Bus Transceiver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO56, 0.300 INCH, PLASTIC, SSOP-56

PI74FCT162H646CTV Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Parts packaging codeSSOP
package instructionSSOP, SSOP56,.4
Contacts56
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresBUS HOLD INPUTS ELIMINATE THE NEED FOR EXTERNAL PULLUP RESISTORS
Control typeINDEPENDENT CONTROL
Counting directionBIDIRECTIONAL
seriesFCT
JESD-30 codeR-PDSO-G56
JESD-609 codee0
length18.415 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeREGISTERED BUS TRANSCEIVER
MaximumI(ol)0.024 A
Number of digits8
Number of functions2
Number of ports2
Number of terminals56
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE WITH SERIES RESISTOR
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSSOP
Encapsulate equivalent codeSSOP56,.4
Package shapeRECTANGULAR
Package formSMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Prop。Delay @ Nom-Sup5.4 ns
propagation delay (tpd)5.7 ns
Certification statusNot Qualified
Maximum seat height2.74 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.635 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
translateN/A
Trigger typePOSITIVE EDGE
width7.5 mm
Base Number Matches1
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT16646T
PI74FCT162646T
PI74FCT162H646T
Fast CMOS 16-Bit
Registered Transceivers
Product Features
Common Features:
• PI74FCT16646T, PI74FCT162646T, and PI74FCT162H646 are
high-speed, low power devices with high current drive
• V
CC
= 5V ± 10%
• Hysteresis on all inputs
• Packages available:
– 56-pin 240 mil wide plastic TSSOP (A)
– 56-pin 173 mil wide plastic TVSOP (JEDEC TSSOP K)
– 56-pin 300 mil wide plastic SSOP (V)
PI74FCT16646T Features:
• High output drive: I
OH
= –32mA; I
OL
= 64mA
• Power off disable outputs permit “live insertion”
• Typical V
OLP
(Output Ground Bounce)
< 1.0V at V
CC
= 5V, T
A
= 25°C
PI74FCT162646T Features:
• Balanced output drivers: ±24mA
• Reduced system switching noise
• Typical V
OLP
(Output Ground Bounce)
< 0.6V at V
CC
= 5V, T
A
= 25°C
PI74FCT162H646T Features:
• Bus Hold retains last active bus state during Three-state
• Eliminates the need for external pull-up resistors
Product Description
Pericom Semiconductor’s PI74FCT series of logic circuits are
pro duced in the Company’s advanced 0.6 micron CMOS technology,
achieving industry leading speed grades.
The PI74FCT16646T, PI74FCT162646T, and PI74FCT162H646
are 16-bit registered transceivers organized as two independent
8-bit bus transceivers designed with 3-state D-type flip-flops and
control circuitry arranged for multiplexed transmission of data
directly from the data bus or from the internal storage registers. Each
8-bit transceiver utilizes the enable control (xOE) and direction pins
(xDIR) to control the transceiver functions. The Select (xSAB and
xSBA) control pins are used to select either real-time or stored data
transfer. The circuitry used for select control will eliminate the
typical decoding glitch that occurs in a multiplexer during the
transition between real-time and stored data. A low input level
selects real-time data and a high selects stored data.
The PI74FCT16646T output buffers are designed with a Power-Off
disable allowing “live insertion” of boards when used as backplane
drivers.
The PI74FCT162646T has ±24mA balanced output drivers. It is
designed with current limiting resistors at its outputs to control the
output edge rate resulting in lower ground bounce and undershoot.
This eliminates the need for external terminating resistors for most
interface applications.
The PI74FCT162H646T has “Bus Hold” which retains the input’s
last state whenever the input goes to high-impedance preventing
“floating” inputs and eliminating the need for pull-up/down resistors.
Logic Block Diagram
1
OE
1
DIR
1
CLKBA
1
SBA
1
SAB
1
CLKAB
2
OE
2
DIR
2
CLKBA
2
SBA
2
SAB
2
CLKAB
B REG
D
C
1
A0
B REG
D
C
1
B0
2
A0
A REG
D
C
A REG
D
C
2
B0
TO 7 OTHER CHANNELS
TO 7 OTHER CHANNELS
1
PS2039B
02/24/99
Microcontroller
Request for circuit diagram of alarm voice system of single chip microcomputer...
qingyitianxia MCU
How to write a testbench summary (very practical summary)
How to write a testbench summary (very practical summary)1. Setting incentivesThe input stimulus corresponding to the module under test is set to reg type, the output is set to wire type, and the bidi...
chenzhufly FPGA/CPLD
The general function of this part and the detailed role of each component,,,
I have never done power supply, never touched it. . . Help...
周张超 Electronics Design Contest
stm32 VCP driver 32bit+64bit
The official link of st is 1.4.1, which seems to be only 32bit. This is also downloaded from somewhere else, with 32+64, version 1.3.1 @wugx...
johnrey ST Sensors & Low Power Wireless Technology Forum
uC/OS II Learning "Two" - uC/OS II Kernel Complete Analysis of Idle Task Establishment
Last time we talked about the creation of idle tasks: OSTaskCreate(OSTaskIdle, (void *)0, OSTaskIdleStk[0], OS_IDLE_PRIO); // Create an idle task The creation of the idle task is completed by calling ...
416561760 Embedded System
Ask about the ALTERA DDR controller local_rdata_valid signal problem
I use stratix II to control the read and write of DDR2. I found that the local_rdata_valid signal is very strange. The read and write data captured by signalTap are all correct, but the local_rdata_va...
eeleader-mcu FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1916  1791  2563  2032  1717  39  37  52  41  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号