EEWORLDEEWORLDEEWORLD

Part Number

Search

BL-HH033-TRB

Description
Single Color LED, Bright Red, Water Clear, 2mm, SURFACE MOUNT PACKAGE-2
CategoryLED optoelectronic/LED    photoelectric   
File Size216KB,4 Pages
ManufacturerBRIGHT
Websitehttp://www.brightled.co.kr/
Download Datasheet Parametric View All

BL-HH033-TRB Overview

Single Color LED, Bright Red, Water Clear, 2mm, SURFACE MOUNT PACKAGE-2

BL-HH033-TRB Parametric

Parameter NameAttribute value
package instructionSURFACE MOUNT PACKAGE-2
Reach Compliance Codeunknown
colorBRIGHT RED
ConfigurationSINGLE
Maximum forward current0.015 A
Lens typeWATER CLEAR
Nominal luminous intensity0.8 mcd
Installation featuresSURFACE MOUNT
Number of functions1
Number of terminals2
Maximum operating temperature80 °C
Minimum operating temperature-25 °C
Optoelectronic device typesSINGLE COLOR LED
total height1.1 mm
method of packingTAPE AND REEL
peak wavelength700 nm
shapeRECTANGULAR
size2 mm
surface mountYES
Terminal pitch3.5 mm
perspective120 deg
Base Number Matches1
   

 



 

  

 

 

 

  

                         
   










 




  

 










      



"

 
-

 "



 





 

  

 







 *
 
+,
" 
+
& 
# $  




%! 
%! 

!"
#"

# $
& 

 & 

   


 %   '() )  '()
 
.
/010 %

  +

2
+0
0
)3
)/
)3
)4
 $ * 

 5 

*

   



( 

    



()

-65&7'8
7' 9:6';0
 !  

 <<<<<<<<<<<<<<<))<<<<<<<<<<<<)<))<<<<<<<<<)<0

 !     

 


;0 <<<<<<<<<<<<<<<<<)<<<<<<<<<<<<<<))
+=
5 

'  

  <<<<<<<<<<<<<<<<<))<<<)<<<<<))<<0


 4
6

  '  

    <<<<<<<<<<<<<<<<<<<<<<<<))<3


40
#>:
96 596

















 

     

   
    




!   "#$   
 %

  &'   (

)

 

 

How to connect 3-wire I2S and 4-wire I2S?
When doing a project, I used STM32 and voice chip WM8974. The I2S interface of STM32 is standard 1. LRCLK 2. BCLK 3. SD, but the interface of WM8974 is 1. LRCLK 2. BCLK 3. VIN 4. VOUT. How to connect ...
fund123 Embedded System
How to realize the shaping of pulse signal in FPGA
The FPGA is used to collect frequency pulses, but the rising edge of the incoming pulse square wave rises too slowly. Since the FPGA clock is fast, the intermediate value will be collected. How can I ...
jasonshows FPGA/CPLD
Definition and Testing of Dynamic Parameters of High-Speed Analog-to-Digital Converters
Definition and Testing of Dynamic Parameters of High-Speed Analog-to-Digital Converters1. Dynamic parameters The parameter definitions and descriptions of the high-speed analog-to-digital converter (A...
fighting Analog electronics
I'm a newbie, I have a question.
If I want to check the function of each pin of stm32, where can I find it? Also, where can I find the design specifications of the minimum system?...
freeyounger stm32/stm8
Help: Time waiting function
I am programming in evc, and I want to use a time function in the do{}while() function to wait for a period of time, but it should not affect the execution of other threads during the execution of thi...
cqwangsf Embedded System
NRF24L01 wireless module frequency configuration problem, help
The register RF_CH in the NRF24L01 wireless module includes six bits, which determine the frequencies of different working modes. 0x40 should be one of the working channel frequencies. What are the si...
yiran_ding Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 142  595  2786  2251  1597  3  12  57  46  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号