KV1932-154-4 datasheet, PDF - EEWORLD Datasheet

KV1932-154-4: DescriptionVariable Capacitance Diode, Ultra High Frequency, 8V, Silicon, Hyperabrupt; CategoryDiscrete semiconductor diode; File Size164KB，2 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric View All

KV1932-154-4 Overview

Variable Capacitance Diode, Ultra High Frequency, 8V, Silicon, Hyperabrupt

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
package instruction	R-PDSO-G3
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	HIGH RELIABILITY
Minimum breakdown voltage	8 V
Configuration	COMMON CATHODE, 2 ELEMENTS
Diode Capacitance Tolerance	21.21%
Diode component materials	SILICON
Diode type	VARIABLE CAPACITANCE DIODE
frequency band	ULTRA HIGH FREQUENCY
JESD-30 code	R-PDSO-G3
JESD-609 code	e0
Number of components	2
Number of terminals	3
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Maximum power dissipation	0.25 W
Certification status	Not Qualified
minimum quality factor	350
surface mount	YES
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Varactor Diode Classification	HYPERABRUPT
Base Number Matches	1

How do applications and drivers dynamically transfer data?: Definition: #define IO_OPEN_COM CTL_CODE(FILE_DEVICE_COMSPY,0x080A,METHOD_BUFFERED, \ FILE_ANY_ACCESS) I want to use the following to pass the serial port number "\\??\\COM1" DeviceIoControl(m_hDevice...; fewcome Embedded System

Please correct any Verilog syntax errors!: `timescale 100ps/100psmodule buffer_blocking (out, in);input in;output out;parameter DELAY1 = 103;parameter DELAY2 = 103;always @(in)#DELAY1 out = #DELAY2 in;//这个地方报错，(vlog-2110) Illegal reference to ...; eeleader FPGA/CPLD

Moderator is silent?: Why is the moderator silent? I am very interested in this product!...; superdianzifans DIY/Open Source Hardware

MSP430 ADC12: Curr_Volt = caltmp >> 12; //Curr_Volt = caltmp / 2^n [b] ptr[0] = Curr_Volt / 100; //Hex->Dec conversion t1 = Curr_Volt - (ptr[0] * 100); ptr[2] = t1 / 10; ptr[3] = t1 - (ptr[2] * 10); ptr[1] = 10; //...; zhoupinhua Microcontroller MCU

【FPGA Design Question】About Timing and Combinational Logic: module reg4（clk,rstn,d,q);input [3:0] d;input clk;input rstn;output [3:0] q;reg [3:0] q; always @(rstn or clk)q...; eeleader FPGA/CPLD

I have an idea about English materials: According to some thoughts of xiaoxif in the MCU section, [color=blue]on the 26th floor[/color], [url=https://bbs.eeworld.com.cn/thread-87805-3-1.html]https://bbs.eeworld.com.cn/thread-87805-3-1.html[...; 小娜 Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components