CDR35BX274AKWS datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> CDR35BX274AKWS

CDR35BX274AKWS: DescriptionCeramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, BX, 15% TC, 0.27uF, Surface Mount, 1825, CHIP; CategoryPassive components capacitor; File Size1MB，10 Pages; ManufacturerKEMET; Websitehttp://www.kemet.com

Download Datasheet Parametric View All

CDR35BX274AKWS Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, BX, 15% TC, 0.27uF, Surface Mount, 1825, CHIP

CDR35BX274AKWS Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
package instruction	, 1825
Reach Compliance Code	not_compliant
ECCN code	EAR99
capacitance	0.27 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.5 mm
JESD-609 code	e0
length	4.5 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, 7 INCH
positive tolerance	10%
Rated (DC) voltage (URdc)	50 V
Guideline	MIL-PRF-55681
size code	1825
surface mount	YES
Temperature characteristic code	BX
Temperature Coefficient	15% ppm/°C
Terminal surface	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	6.4 mm
Base Number Matches	1

Preview

Download Datasheet

View All

CERAMIC CHIP/MIL-PRF-55681

CAPACITOR OUTLINE DRAWINGS

DIMENSIONS—MILLIMETERS AND (INCHES)

STYLE

KEMET

SIZE

CODE

MIN.

MAX.

CDR01

CDR02

CDR03

CDR04

CDR05

CDR06

CDR31

CDR32

CDR33

CDR34

CDR35

C0805

C1805

C1808

C1812

C1825

C2225

C0805

C1206

C1210

C1812

C1825

2.03 ±.38 (.080 ±.015)

4.57 ±.38 (.180 ±.015)

+.51

+.020

4.57

.180

–.38

–.015

5.72 ±.51 (.225 ±.020)

2.00 ±.20 (.078 ±.008)

3.20 ±.20 (.125 ±.008)

3.20 ±.25 (.125 ±.010)

4.50 ±.25 (.176 ±.010)

4.50 ±.30 (.176 ±.012)

(

)

1.27 ±.38 (.050 ±.015)

2.03 ±.38 (.080 ±.015)

3.18 ±.38 (.125 ±.015)

+.51

+.020

6.35

.250

–.38

–.015

6.35 ±.51 (.250 ±.020)

1.25 ±.20 (.049 ±.008)

1.60 ±.20 (.062 ±.008)

2.50 ±.25 (.098 ±.010)

3.20 ±.25 (.125 ±.010)

6.40 ±.30 (.250 ±.012)

.56 (.022)

.51 (.020)

1.40 (.055)

2.03 (.080)

1.30 (.051)

1.50 (.059)

.51 ± 0.25 (.020 ±.010)

.50 ± 0.20 (.020 ±.008)

.50 ± 0.25 (.020 ±.010)

.50 ± 0.30 (.020 ±.012)

(

)

Note:

For MIL-C55681 “S” Endmet, the length, width and thickness positive tolerances (including bandwidth) cited above are allowed to increase by the following

amounts:

Length

Width

Length

CDR01

0.51MM (.020)

0.38MM (.015)

CDR02-06

0.64MM (.025)

0.38MM (.015)

CDR31-35

0.60MM (.023)

0.30MM (.012)

MIL-PRF-55681 PART NUMBER ORDERING INFORMATION

CDR01

B P

101 B K

STYLE & SIZE CODE

STYLE

C — Ceramic

D — Dielectric, Fixed Chip

R — Established Reliability

FAILURE RATE LEVEL

(%/1000 hrs.)

TERMINATION FINISH

S — Solder Coated, Final

(SolderGuard I)

U — Base Metalization—

Barrier Metal—Solder

Coated

(SolderGuard I)

W — Base Metalization—

Barrier Metal—Tinned

Tin or (Tin/Lead Alloy)

SolderGuard II

Y — Base Metalization

Barrier Metal—Tinned

(100% Tin)

Solderguard II

RATED TEMPERATURE

–55°C to +125°C

DIELECTRICS

P —± 30 PPM/°C—WITH OR WITHOUT VOLTAGE

X —± 15%—without voltage

+ 15%, –25%—with voltage

CAPACITANCE

Expressed in picofarads (pF).

First 2 digits represent significant figures and the last digit specifies the number of zeros to follow.

(Use 9 for 1.0 through 9.9pF. Example: 2.2pF = 229)

CAPACITANCE TOLERANCE

±.1 pF ±.25 pF ±.5 pF ±1%

±5%

±10% ±20%

Z – Base metallization -

barrier metal-tinned (tin/lead

alloy, with a min. of 4% lead)

RATED VOLTAGE

A — 50; B — 100

KEMET/MIL-PRF-55681 PART NUMBER EQUIVALENTS

C 0805

P 101 K

1 G M

CERAMIC

SIZE CODE

See Table Above

END METALIZATION

L — 70Sn/30Pb Plated (Military codes Z,W,U )

C— 100% Tin Plated (Military code Y)

H – Sn60 Coated (Military code S)

SPECIFICATION

P -MIL-PRF-55681 = CDR01-CDR06

N-MIL-PRF-55681 = CDR31-CDR35

FAILURE RATE

(%/1,000 hrs.)

R — 0.01

S — 0.001

M — 1.0

P — 0.1

CAPACITANCE CODE

Expressed in picofarads (pF).

First two digits represent significant figures.

Third digit specifies number of zeros. (Use 9

for 1.0 thru 9.9 pF. Example: 2.2 pF –229)

VOLTAGE TEMPERATURE CHARACTERISTIC

Designated by Capacitance

Change Over Temperature Range

G — BP (C0G/NP0) (±30 PPM/°C)

X — BX (±15% Without Voltage

+15% -25% With Voltage)

CAPACITANCE TOLERANCE

.1 pF

.25 pF

.5 pF

10%

20%

VOLTAGE

1 — 100V, 5 — 50V

Part Number Example: C0805P101K1GML

(14 digits - no spaces)

Ceramic Surface Mount

M — 1.0

P — 0.1

R — 0.01

S — 0.001

Recommended Resources

15W×2 high quality stereo amplifier circuit with corrected preamplifier

Locomotive sound generating circuit

Wireless microphone circuit

2W Wien bridge oscillation circuit

Flying capacitor clamp type 5-level conversion circuit

Phase motor with inching automatic commutation circuit

Ask a question, under WINCE4.2, how to use C# to write a sound playback program for WAV files?: Give me a hint, I use WINCE4.2 system, VS2003 C# development....; flyshade Embedded System

Undervoltage indication circuit made with 555 circuit: This circuit has been tested repeatedly in experiments. When the voltage is lower than 13.96V~14.11V, the green light is on, and the red light is on under normal circumstances. In the figure, D8 is a ...; yangyilang88 Power technology

LM3S2B93 LDO Problem: When designing a circuit using LM3S2B93, I originally wanted to use the on-chip LDO to provide VDDC. However, I saw in ERRATA that using the on-chip LDO has problems. There is a small risk of flash co...; songhaifei Microcontroller MCU

LPC1549 flash locked: When debugging mdk, it prompts that the flash cannot be accessed. When erasing with flash magic, it prompts that the automatic baud rate fails....; an736007364 NXP MCU

Behavioral modeling sequential logic circuit (two-input AND gate) source code and test code: Source code:module and_gate1(clk, a, b, s);input clk;input a;input b;output reg s;//Behavioral modeling sequential logic circuit (two-input AND gate)always @ (posedge clk) //Rising edge triggeredbegin...; zxopenljx FPGA/CPLD

Hardware testing method for TI-CC chip: Brief description Forced to do something that is meaningless to the current direction, we can only grab some meaning from it.Based on TI's test software smartRF studio, the hardware needs to reserve V...; 火辣西米秀 Wireless Connectivity

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components