M27C1024-10XB1TR datasheet, PDF

M27C1024-10XB1TR: Description64K X 16 UVPROM, 100 ns, CDIP40; Categorystorage; File Size22KB，1 Pages; ManufacturerSTMicroelectronics; Websitehttp://www.st.com/

Download Datasheet Parametric View All

M27C1024-10XB1TR Overview

64K X 16 UVPROM, 100 ns, CDIP40

Parameter Name	Attribute value
Number of functions	1
Number of terminals	40
Maximum operating temperature	70 Cel
Minimum operating temperature	0.0 Cel
Maximum supply/operating voltage	5.5 V
Minimum supply/operating voltage	4.5 V
Rated supply voltage	5 V
maximum access time	100 ns
Processing package description	WINDOWED, FRIT SEALED, CERAMIC, DIP-40
Lead-free	Yes
EU RoHS regulations	Yes
state	DISCONTINUED
Craftsmanship	CMOS
packaging shape	RECTANGULAR
Package Size	IN-LINE, WINDOW
Terminal form	THROUGH-HOLE
Terminal spacing	2.54 mm
terminal coating	MATTE TIN
Terminal location	DUAL
Packaging Materials	CERAMIC, GLASS-SEALED
Temperature level	COMMERCIAL
memory width	16
organize	64K X 16
storage density	1.05E6 deg
operating mode	ASYNCHRONOUS
Number of digits	65536 words
Number of digits	64K
Memory IC type	UVPROM
serial parallel	PARALLEL

Compile Errors: [img]data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAABDcAAAHTCAIAAAC8wmSzAAAgAElEQVR4nOy9bXQcxYH321/uufecfZ798Hy4954AJtmwW eJdOyzJOJu9Dn4DW7xrTbwJZMMIBAEcgg12srKTaLKBkQyKBNpZRxsek0iWEjOSbUnYciT5RTZvI6At...; nameligang Microcontroller MCU

How do you understand the amplification factor of the in-phase proportional circuit?: How do you understand the calculation of the gain of such a standard in-phase proportional amplifier circuit? I understand it from the perspective of voltage division. First, because the operational a...; lixiaohai8211 Analog electronics

C2000 TMS320F28379D SCID SCIB configuration and use: TI's official routines only give the configuration of SCIA and not the configuration methods of other SCIs. In fact, the configurations of these are the same. The following takes the configuration of ...; Aguilera Microcontroller MCU

Dear experts, what is the function of R3 and NET point on the fourth stage op amp in the ultrasonic receiving circuit?: [i=s] This post was last edited by Save the Little P Child on 2021-2-25 16:45[/i]Ultrasonic receiving circuit...; 拯救小p孩 Analog electronics

Authoritative sources refute new arguments for analog circuit design: At the International Solid-State Circuits Conference (ISSCC), a group of analog experts, mostly university professors and researchers, specifically refuted the argument that the "golden age" of analog...; fighting Analog electronics

Several questions about FOR loop statement: FOR loop statements can be used in VERILOG . VHDL simulation statements, but cannot be synthesized by synthesizers. As far as I know, VHDL syntax FOR I IN 0 TO 30 LOOP loop statements are supported by...; eeleader FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components