530NA305M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530NA305M000DGR

530NA305M000DGR: DescriptionLVDS Output Clock Oscillator, 305MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NA305M000DGR Overview

LVDS Output Clock Oscillator, 305MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NA305M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	305 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Several basic bias circuits for field effect transistors - self-bias circuits

Monostable circuit that can extend for a long time

LF444 circuit and connection diagram

Simple hardware encryption circuit for 8031 and 8039 microcontroller systems

555 narrow pulse generator circuit

DC motor starting circuit controlled by current

Looking for a chip that converts a USB to 4 RS-232 ports. The FT4232 is not in mass production yet. What other types of chips are there?: I'm looking for a chip that converts a USB to 4 RS-232 ports. The FT4232 is not in mass production yet. What other types of chips are there? Urgent! 111111111111...; kof2ooo Embedded System

Free sample application collection (the most complete and effective on the entire network): Brothers who have read this, please help reply to this post so that more people can see it. 1. Recommend ferroelectric memory (no limit on quantity, it is said that the maximum number of pieces applie...; 呱呱 MCU

D8199 DC volume control circuit: This article introduces the D8199 DC volume control circuit in detail and is equipped with relevant circuit diagrams/....; rain Industrial Control Electronics

What are the advantages of the LDC1000 inductive sensor?: [i=s]This post was last edited by dontium on 2015-1-23 11:35[/i] According to the publicity, it is the first inductive sensor in the industry, but I don’t quite understand what advantages it has. You ...; wstt Analogue and Mixed Signal

[RTT & Renesas high-performance CPK-RA6M4] After FSP, the board_cfg.h header file cannot be found and the Jlink driver is missing: When using FSP RA Smart Configurator in RT-Thread Studio, the header file board_cfg.h and the driver J-Link cannot be found. I don't know what is wrong.The method of missing header files, with the hel...; kit7828 Renesas Electronics MCUs

Frequency jittering_Technology that effectively reduces the EMI noise tolerance of switching power supplies: I'm working on a switching power supply recently, so I'd like to share some information with you... It's an inverter, haha... It may not be suitable for you, so please forgive me. Frequency jitter_Tec...; 破茧佼龙 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components