531NB227M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531NB227M000DG

531NB227M000DG: DescriptionLVDS Output Clock Oscillator, 227MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NB227M000DG Overview

LVDS Output Clock Oscillator, 227MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NB227M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	227 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Unidirectional thyristor dimming light circuit using bidirectional trigger diode

Password controller circuit b

Infrared remote control generator circuit diagram

LT1111 voltage flip mode circuit diagram

M58485P (TV and audio equipment) 29-function infrared remote control receiving circuit

820e computer motherboard circuit diagram_11

Request information: Information on studying God-given embedded system programming...; 无理由 Programming Basics

The pros and cons of interrupting dog feeding!: I have seen many posts on the website that suggest not to feed the dog in the interrupt program. Most people's reason is that the interrupt will not necessarily "die" if the program runs away. But if ...; chenky Embedded System

2011 National Undergraduate Electronic Design Competition Training-Basic Skills: [i=s] This post was last edited by paulhyde on 2014-9-15 03:00 [/i] It contains 2011 National Undergraduate Electronic Design Competition Training - Basic Skills and 2011 National Undergraduate Electr...; 谷粒朱古力 Electronics Design Contest

Bit operations that can be used to show off (transferred): Hacker's Delight The Secret of Efficient Programming and this article from Stanford, it's hard not to show off when using bit operations http://graphics.stanford.edu/~seander/bithacks.htmlBit Twiddlin...; 白丁 Integrated technical exchanges

What’s wrong with the TIM4 query program?: #include "iostm8L152k4.h" main() { // First initialize GPIO PD_DDR = 0x08; PD_CR1 = 0x08; // Set PD3 to push-pull output PD_CR2 = 0x00; // Then initialize timer 4 TIM4_IER = 0x00; TIM4_EGR = 0x01; TIM...; suzhiqiang168 stm32/stm8

Does the MSP430 MCU timer have an encoder interface mode?: RT, I saw that the STM32 MCU timer has such a function. I want to ask if the MSP430 MCU timer has an encoder interface mode. Thank you....; rowen800 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components