EEWORLDEEWORLDEEWORLD

Part Number

Search

843002BKI-72LFT

Description
FEMTOCLOCKS⑩ VCXO BASED WCDMA CLOCK GENERATOR/JITTER ATTENUATOR
File Size290KB,18 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Compare View All

843002BKI-72LFT Overview

FEMTOCLOCKS⑩ VCXO BASED WCDMA CLOCK GENERATOR/JITTER ATTENUATOR

FEMTOCLOCKS™ VCXO BASED WCDMA
CLOCK GENERATOR/JITTER ATTENUATOR
ICS843002I-72
G
ENERAL
D
ESCRIPTION
The ICS843002I-72 is a member of the
HiperClockS™ family of high performance clock
HiPerClockS™
solutions from IDT. The ICS843002I-72 is a
PLL based synchronous clock generator that is
optimized for WCDMA channel card applications
where jitter attenuation and frequency translation is needed.
The device contains two internal PLL stages that are cascaded
in series. The first PLL stage uses a VCXO which is optimized
to provide reference clock jitter attenuation and to be jitter
tolerant, and to provide a stable reference clock for the second
PLL stage. The second PLL stage provides additional frequency
multiplication (x32), and it maintains low output jitter by using a
low phase noise FemtoClock™ VCO. The device performance
and the PLL multiplication ratios are optimized to support
WCDMA applications. The VCXO requires the use of an
external, inexpensive pullable crystal. VCXO PLL uses external
passive loop filter components which are used to optimize the
PLL loop bandwidth and damping characteristics for the given
application.
F
EATURES
Two differential LVPECL outputs
CLK input accepts the following input levels:
LVCMOS or LVTTL levels
Output frequency: 122.88MHz (typical)
FemtoClock VCO frequency range: 490MHz - 680MHz
RMS phase jitter @ 122.88MHz, using a 19.2MHz crystal
(1.875MHz to 10MHz): 0.49ps (typical)
Deterministic jitter: 30fs (typical)
Random jitter, RMS: 2.2ps (typical)
Full 3.3V or mixed 3.3V core/2.5V output supply voltage
-40°C to 85°C ambient operating temperature
Available in lead-free (RoHS 6) package
IC
S
The ICS843002I-72 can accept a single-ended input. LOCK_DT
reports the lock status of VCXO PLL loop. If the reference clock
input is lost, it will set LOCK_DT to logic LOW.
Typical ICS843002I-72 configuration in WCDMA Systems:
19.2MHz pullable crystal
Input Reference clock frequency: 3.84MHz
Output clock frequency: 122.88MHz
P
IN
A
SSIGNMENT
XTAL_OUT
XTAL_IN
V
CC
V
CC
V
CC
V
EE
V
EE
nc
32 31 30 29 28 27 26 25
LF1
LF0
ISET
V
CC
V
CC
V
EE
V
EE
CLK
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15 16
Q0
V
CCA
V
CCO
nOE
nQ0
V
EE
V
EE
V
EE
24
23
22
21
20
19
18
17
LOCK_DT
V
EE
V
CC
V
CCO
V
CCO
nQ1
Q1
V
EE
ICS843002I-72
32-Lead VFQFN
5mm x 5mm x 0.925 package body
K Package
Top View
IDT
/ ICS
WCDMA CLOCK GENERATOR/JITTER ATTENUATOR
1
ICS843002BKI-72 REV. A NOVEMBER 21, 2007

843002BKI-72LFT Related Products

843002BKI-72LFT 843002BKI-72LF ICS002BI72L ICS843002I-72
Description FEMTOCLOCKS⑩ VCXO BASED WCDMA CLOCK GENERATOR/JITTER ATTENUATOR FEMTOCLOCKS⑩ VCXO BASED WCDMA CLOCK GENERATOR/JITTER ATTENUATOR FEMTOCLOCKS⑩ VCXO BASED WCDMA CLOCK GENERATOR/JITTER ATTENUATOR FEMTOCLOCKS⑩ VCXO BASED WCDMA CLOCK GENERATOR/JITTER ATTENUATOR
All the experts in electronics, power supply and science, please come in and see how this is achieved.
Today I saw two videos online. They were amazing, but I felt that the principle didn't work. I copied the video and used an ammeter or a voltmeter but couldn't measure any data. There was no response ...
littleshrimp Power technology
How can I analyze the URB data in BusHound?
Bus Hound 5.00 capture. Complements of www.perisoft.netDevice - Device ID (followed by the endpoint for USB devices)(34) USB Composite Device(35) PHILOG USB Serial CDC Trace (COM2)(36) PHILOG USB Seri...
jordan11151985 Embedded System
[RVB2601 Creative Application Development] User Experience 09 -- YoC Event
[i=s]This post was last edited by sonicfirr on 2022-5-13 22:23[/i]After a period of stagnation, I continued the development of creative applications for RVB2601. My creative project requires RVB2601 t...
sonicfirr XuanTie RISC-V Activity Zone
EEWORLD University - Deeply understand the security of Bitcoin and program transaction security and related cryptographic principles
In-depth understanding of Bitcoin security and program transaction security and related cryptographic principles : https://training.eeworld.com.cn/course/4411Mainly explain the security of Bitcoin and...
通通 DIY/Open Source Hardware
V850E/Dx3: Next-generation 32-bit automotive instrument cluster microcontroller family
V850E/Dx3: A new generation of 32-bit automotive instrument cluster microcontrollers based on the 32-bit RISC CPU V850, including dedicated peripherals, up to 6 integrated stepper motor controllers, d...
frozenviolet Automotive Electronics
What communication technology is needed for the interactive transmission of RFID information?
Wireless technology plays a vital role in realizing the extensive interconnection of things. Radio frequency identification (RFID) technology is a contactless automatic identification technology that ...
Aguilera RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1122  2320  2056  1709  2095  23  47  42  35  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号