EEWORLDEEWORLDEEWORLD

Part Number

Search

AT25HP256Y4-10YU-1.8

Description
EEPROM, 32KX8, Serial
Categorystorage    storage   
File Size415KB,21 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Parametric View All

AT25HP256Y4-10YU-1.8 Overview

EEPROM, 32KX8, Serial

AT25HP256Y4-10YU-1.8 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
package instruction6 X 4.90 MM, GREEN, SAP-8
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum clock frequency (fCLK)2 MHz
JESD-30 codeR-XDSO-N8
JESD-609 codee3
length6 mm
memory density262144 bit
Memory IC TypeEEPROM
memory width8
Number of functions1
Number of terminals8
word count32768 words
character code32000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize32KX8
Package body materialUNSPECIFIED
encapsulated codeHVSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE
Parallel/SerialSERIAL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height0.9 mm
Serial bus typeSPI
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)1.8 V
Nominal supply voltage (Vsup)2.7 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMATTE TIN
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width4.9 mm
Maximum write cycle time (tWC)10 ms
Base Number Matches1
Features
Serial Peripheral Interface (SPI) Compatible
Supports SPI Modes 0 (0,0) and 3 (1,1)
128-byte Page Mode Only for Write Operations
Low-voltage and Standard-voltage Operation
– 2.7 (V
CC
= 2.7V to 5.5V)
– 1.8 (V
CC
= 1.8V to 5.5V)
10 MHz (5V), 5MHz (2.7V) and 2 MHz (1.8V) Clock Rate
Block Write Protection
Protect 1/4, 1/2, or Entire Array
Write Protect (WP) Pin and Write Disable Instructions for
both Hardware and Software Data Protection
High Reliability
– Endurance: 100K Write Cycles
– Data Retention: >40 Years
8-lead PDIP, 8-lead EIAJ SOIC, 16-lead JEDEC SOIC, 8-lead Leadless Array Package,
and 8-lead SOIC Array Package (SAP)
Die Sales: Wafer Form, Waffle Pack, and Bumped Wafers
SPI Serial
EEPROMs
256K (32,768 x 8)
512K (65,536 x 8)
Description
The AT25HP256/512 provides 262,144/524,288 bits of serial electrically erasable pro-
grammable read only memory (EEPROM) organized as 32,768/65,536 words of 8-bits
each. The device is optimized for use in many industrial and commercial applications
where high-speed, low-power, and low-voltage operation are essential. The
AT25HP256/512 is available in a space saving 8-lead PDIP (AT25HP256/512), 8-lead
EIAJ SOIC (AT25HP256), 16-lead JEDEC SOIC (AT25HP512), 8-lead Leadless Array
(AT25HP256/512) package, and 8-lead SOIC Array package (SAP). In addition, the
entire family is available in 2.7V (2.7V to 5.5V) and 1.8V (1.8V to 5.5V) versions.
Table 1.
Pin Configurations
Pin Name
CS
SCK
SI
SO
GND
VCC
WP
HOLD
Function
Chip Select
Serial Data Clock
Serial Data Input
Serial Data Output
Ground
Power Supply
Write Protect
Suspends Serial Input
8-lead Leadless Array
VCC
HOLD
SCK
SI
8
7
6
5
1
2
3
4
AT25HP256
(1)
AT25HP512
Note:
1. Not recommended for
new design; please refer to
AT25256A datasheet.
16-lead SOIC
CS
SO
NC
NC
NC
NC
WP
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VCC
HOLD
NC
NC
NC
NC
SCK
SI
CS
SO
WP
GND
Bottom View
8-lead SOIC Array Package
(SAP)
VCC
HOLD
SCK
SI
8
7
6
5
1
2
3
4
8-lead PDIP
CS
SO
WP
GND
1
2
3
4
8
7
6
5
VCC
HOLD
8-lead SOIC
CS
SO
WP
GND
1
2
3
4
8
7
6
5
VCC
HOLD
CS
SO
WP
GND
SCK
SI
SCK
SI
Bottom View
Rev. 1113L–SEEPR–3/06
1
EE_BeagleBone_Cape LCD
[b][font=Helvetica]Author: chenzhufly QQ: 36886052 (Please indicate the source when reprinting)[/font][/b] [size=5][b]1. Overview[/b][/size] [size=4]This document is about EE_BeagleBone_Cape LCD. Ther...
chenzhufly DSP and ARM Processors
Endpoint Block Plus for PCI Express User Guide
Endpoint Block Plus for PCI Express User Guide describes the functions and operation of the Endpoint Block Plus for PCI Express (PCIe) core, including how to design, customize, and implement the core....
shicong DSP and ARM Processors
, I don't quite understand.
I don't quite understand your statement. For example, I often watch some demos when using chips, and the circuit is the same as the demo. Does that mean that I am only allowed to buy chips and redesig...
kkk132 Microcontroller MCU
What does it mean to draw analog ground and digital ground like this in the schematic diagram?
[i=s]This post was last edited by dontium on 2015-1-23 11:23[/i] As the title says, in the red box below, how are they connected? Are they directly connected?...
huixianfxt Analogue and Mixed Signal
I am completely confused. I have been working on it for a whole day but still can't solve it! Oh my God, what is the problem?
The program has been compiled and all functions are normal. 135 is used, but today the leader said to let P5.3=1, P5.0=0 first in the program initialization, and then after a delay, P5.3=0;P5.0=1;. It...
seawave2000 Microcontroller MCU
Why is ModelSim SE6.5 opening so slowly?
ISE10.1+ modelsim SE6.5 is installed.After compiling the xilinx library file,calling modelsim under ISE is very slow. It isalso very slow when opening modelsim 6.5 alone. There is absolutely no proble...
godjohsn FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 112  1825  342  796  1098  3  37  7  17  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号