EEWORLDEEWORLDEEWORLD

Part Number

Search

531FB925M000DGR

Description
LVDS Output Clock Oscillator, 925MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531FB925M000DGR Overview

LVDS Output Clock Oscillator, 925MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FB925M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency925 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
About CodeWarrior under WIN7
I installed version 8.2, the compatibility has been resolved, it can be opened, but when closing it, it always fails to close cw normally. Has anyone encountered this situation?...
浪鑫one NXP MCU
Help: Can I delete the user mode so that an ARM processor can be used normally? Analyze the applicable occasions and advantages and disadvantages
Help: Can I delete the user mode so that an ARM processor can be used normally? Analyze the applicable occasions and advantages and disadvantages. Please give me some advice. . . . . . Thank you...
tiandi ARM Technology
There is a problem with the deuterium lamp power supply
The preheating voltage of the deuterium lamp power supply is 6V, and the trigger voltage is also 290V, but it cannot work at a constant current. After measurement, it is found that the constant curren...
曦曦夏小暖 Power technology
Need an electronic version of EDA technology and Verilog HDL
I don't know which hero sent me a copy of the electronic version of EDA technology and Verilog HDL. I would be very grateful....
白丁 FPGA/CPLD
How to implement WINCE startup screen (boot logo)? (PXA300+ Monahans L )
As the title says, the CPU is PXA300 BSP Monahans L. There is no startup screen now. To implement the startup screen, the prompt screen when downloading the kernel should be static and do not require ...
yuqinfeng Embedded System
TI MSP430F5529 training [Study with Gifts] The third round of award information is announced!
[font=微软雅黑][color=Black]Event details: [url=https://www.eeworld.com.cn/huodong/20130225TI_MSP430F5529/]https://www.eeworld.com.cn/huodong/20130225TI_MSP430F5529/[/url] Thank you for your enthusiastic ...
EEWORLD社区 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 557  73  1184  981  2084  12  2  24  20  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号