DATA SHEET
gmZ4
C0012-DAT-01C
July 2000
Genesis Microchip Inc.
165 Commerce Valley Dr. West, Thornhill, ON Canada L3T 7V8 Tel: (905) 889-5400 Fax: (905) 889-0035
2150 Gold Street, Alviso, CA USA 95002 Tel: (408) 262-6599 Fax: (408) 262-6365
www.genesis-microchip.com / info@genesis-microchip.on.ca
Genesis Microchip
Title: gmZ4 Data Sheet
gmZ4 Data Sheet
Document #: C0012-DAT-01C
Date: July 2000
Document Revisions
Document
DAT-0012-A
C0012-DAT-01B
C0012-DAT-01C
Initial Release
Updated to include gmZ4X features
•
•
•
•
•
•
•
•
External OSD support - updated pinouts for the gmZ4X.
(OVCLK, OVVS, OVEN, OVCOL1, OVCOL2, OVHS)
New Image Data Compression information.
New bootstrap configuration information.
Table 6 clarified.
REFCLK1_XTAL1 and REFCLK2 requirements.
Vertical shrink requires FRC.
YUV pin descriptions augmented.
Final characterization data included.
Description
Release Date
Oct. 1999
Dec. 1999
July 2000
Related Documents
Document Number
C0012-DSR-01C
Description
gmZ4 Register Specification Document
Copyright 2000
notice.
Genesis Microchip Inc.
All Rights Reserved
Genesis Microchip Inc. reserves the right to change or modify the information contained herein without
It is the customer’s responsibility to ensure he/she has the most recent revision of the
Genesis Microchip Inc.
makes no warranty for the use of its products and bears no
document.
responsibility for any errors or omissions which may appear in this document.
Genesis Microchip
Table Of Contents
1.
gmZ4 Data Sheet
Overview ........................................................................................................................... 1
1.1 gmZ4 Product Family.................................................................................................... 1
2. gmZ4 Features................................................................................................................... 2
3. Pinout and System Diagrams ............................................................................................ 3
3.1 Pinout Diagrams and Tables ......................................................................................... 4
3.1.1 I/O Signal Description......................................................................................... 11
3.1.2 Alphabetical Pinout List
gmZ4U (336-pin BGA package)............................ 14
3.1.3 Alphabetical Pinout List
gmZ4S (292-pin PBGA package) .......................... 18
3.1.4 Alphabetical Pinout List
gmZ4X (256-pin PBGA package).......................... 22
4. Functional Description .................................................................................................... 26
4.1 Image Data Capture Interface ..................................................................................... 26
4.1.1 Input Active Window Region.............................................................................. 26
4.1.2 HSYNC / VSYNC Delay .................................................................................... 26
4.1.3 Pixel Data Capture............................................................................................... 28
4.1.4 Adjustable Input Timing ..................................................................................... 34
4.2 Input Format Measurement ......................................................................................... 34
4.2.1 Measurement ....................................................................................................... 35
4.2.2 Format Change Detection.................................................................................... 35
4.2.3 Internal Odd/Even Field Detection...................................................................... 35
4.3 Input Pixel Measurement ............................................................................................ 36
4.3.1 Image Phase Measurement.................................................................................. 36
4.3.2 Image Boundary Detection.................................................................................. 36
4.3.3 Image Auto Balance ............................................................................................ 36
4.4 Image Data Compression ............................................................................................. 37
4.4 Data Expansion [pre/post zoom buffer] ...................................................................... 37
4.5 Horizontal Shrink ........................................................................................................ 37
4.6 Vertical Shrink ............................................................................................................ 38
4.7 Clocking Options......................................................................................................... 38
4.8 Frame Rate Conversion Controller ............................................................................. 39
4.9 Frame Store Interface .................................................................................................. 43
4.10 Display Synchronization Requirements .................................................................. 45
4.10.1 Input Lock Event and Display Lock Load .......................................................... 46
4.10.2 Lock Events......................................................................................................... 48
4.10.3 Synchronization Mode Selection......................................................................... 49
4.11 OSD......................................................................................................................... 50
4.11.1 Character Mapped OSD ...................................................................................... 50
4.11.2 On-Chip Fonts ..................................................................................................... 57
July 2000
iii
C0012-DAT-01C
Genesis Microchip
gmZ4 Data Sheet
4.11.3 Bit Mapped OSD ................................................................................................. 59
4.11.4 External OSD device support .............................................................................. 60
4.12 Embedded Microprocessor...................................................................................... 61
4.12.1 Bootstrap Configuration ...................................................................................... 62
4.13 Host Interface .......................................................................................................... 63
4.13.1 Updating Register Contents................................................................................. 64
4.13.2 Protocol Selection and System Connection......................................................... 66
4.13.3 Host Interface 2-wire Protocol ............................................................................ 66
4.13.4 Host Access to Tables, RAM and External SDRAM.......................................... 73
4.13.5 Interrupts ............................................................................................................. 73
4.13.6 Hardware nRESET .............................................................................................. 73
4.13.7 Software Reset..................................................................................................... 73
4.14 Image Filter ............................................................................................................. 73
4.15 Bypass Options........................................................................................................ 74
4.16 Digital Color Control [Black/Contrast/Brightness] ................................................ 74
4.17 Gamma LUT ........................................................................................................... 75
4.18 Display Output Interface ......................................................................................... 75
4.19 Miscellaneous Functions......................................................................................... 77
4.19.1 Low Power State ................................................................................................. 77
4.19.2 Product ID and Revision ..................................................................................... 77
5. Electrical Specifications .................................................................................................. 78
6. Ordering Information ...................................................................................................... 84
7. Mechanical Specifications - gmZ4S............................................................................. 85
8. Mechanical Specifications - gmZ4U............................................................................ 86
9. Mechanical Specifications - gmZ4X............................................................................... 87
July 2000
iv
C0012-DAT-01C
Genesis Microchip
List Of Figures
gmZ4 Data Sheet
Figure 1: gmZ4 Block Diagram ................................................................................................ 1
Figure 2: I/O Port Descriptions for gmZ4................................................................................. 3
Figure 3: Pin out Diagram of the 336-pin EBGA package, gmZ4U (Top View, Left Half) .... 5
Figure 4: Pin out Diagram of the 292-pin PBGA package, gmZ4S (Top View, Left Half) ..... 7
Figure 5: Pin out Diagram of the 256-pin PBGA package, gmZ4X (Top View, Left Half) .... 9
Figure 6: HS Delay................................................................................................................. 27
Figure 7: Active Data Crosses HSYNC Boundary ................................................................. 27
Figure 8: Horizontal Wrap Effect............................................................................................ 27
Figure 9: Vertical Wrap Effect................................................................................................ 28
Figure 10: Input Data Path and Timing/Control Selection for gmZ4 ..................................... 29
Figure 11: Single Pixel Width Input Timing........................................................................... 30
Figure 12: Double Pixel Wide Parallel, Half Clock Rate (Even # Blanking)......................... 30
Figure 13: Double Pixel Wide Parallel, Half Clock Rate (Odd # Blanking) .......................... 31
Figure 14: Double Pixel Wide Offset Input, Half Clock Rate (Even #Blanking Pixels)........ 32
Figure 15: Double Pixel Wide Offset Input, Half Clock Rate (Odd #Blanking Pixels) ......... 32
Figure 16: Double Pixel - A and B Ports Interfacing............................................................. 32
Figure 17: RGB Double Pixel Timing ................................................................................... 33
Figure 18: RGB Double Pixel Offset Timing #1 ................................................................... 33
Figure 19: RGB Port Double Pixel Offset Timing #2............................................................ 34
Figure 20: ODD/EVEN Field Detection ................................................................................. 36
Figure 21: On-chip Clock Generation Options for gmZ4 ....................................................... 39
Figure 22: Frame Rate Conversion ......................................................................................... 40
Figure 23: gmZ4 Overlapping Circular Buffers...................................................................... 40
Figure 24: 64 bit Data Packing................................................................................................ 41
Figure 25: FRC Required Parameters .................................................................................... 42
Figure 26: Lock Event Timing ................................................................................................ 47
Figure 27: Input Lock Event and Output Reset....................................................................... 48
Figure 28: Clock Generation in Line Sync Mode ................................................................... 50
Figure 29. Character Mapped SRAM Organization............................................................... 55
Figure 30: Character-based OSD (illustration only) ............................................................... 56
Figure 31: Pixel-Mapped OSD (illustration only).................................................................. 60
Figure 32: System
µP
- Embedded
µP
Communication ......................................................... 62
Figure 33: 2-wire Protocol Connections ................................................................................. 66
Figure 34: 2-wire Protocol Byte Construction ........................................................................ 66
Figure 35: Black / Contrast / Brightness Transfer Function ................................................... 74
Figure 36: Display Windows and Timing ............................................................................... 76
Figure 37: Single Pixel Width Display Data........................................................................... 76
Figure 38: Double Pixel Wide Display Data........................................................................... 77
July 2000
v
C0012-DAT-01C
京公网安备 11010802033920号
EEWORLD
