CD4723BMN datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> CD4723BMN

CD4723BMN: Description4000/14000/40000 SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDIP16, PLASTIC, DIP-16; Categorylogic logic; File Size212KB，8 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

CD4723BMN Overview

4000/14000/40000 SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDIP16, PLASTIC, DIP-16

CD4723BMN Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	DIP, DIP16,.3
Reach Compliance Code	unknown
Other features	TWO 1:4 DMUX FOLLOWED BY LATCH; RESET ACTIVE ONLY WHEN LATCH ENABLE IS HIGH
series	4000/14000/40000
JESD-30 code	R-PDIP-T16
JESD-609 code	e0
length	19.305 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	D LATCH
Number of digits	2
Number of functions	1
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
propagation delay (tpd)	400 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	15 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	LOW LEVEL
width	7.62 mm
Base Number Matches	1

CD4723BMN Related Products

	CD4723BMN	CD4723BCN	CD4723BCJ	CD4723BMJ	CD4724BCN	CD4724BCJ	CD4724BMJ	CD4724BMJ-MIL	CD4724BMN
Description	4000/14000/40000 SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDIP16, PLASTIC, DIP-16	4000/14000/40000 SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDIP16, PLASTIC, DIP-16	4000/14000/40000 SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16	4000/14000/40000 SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16	4000/14000/40000 SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDIP16, PLASTIC, DIP-16	4000/14000/40000 SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16	4000/14000/40000 SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16	4000/14000/40000 SERIES, DUAL LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, CDIP16, DIP-16	4000/14000/40000 SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDIP16, PLASTIC, DIP-16
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
package instruction	DIP, DIP16,.3	DIP, DIP16,.3	DIP, DIP16,.3	DIP, DIP16,.3	DIP, DIP16,.3	DIP, DIP16,.3	DIP, DIP16,.3	DIP, DIP16,.3	DIP, DIP16,.3
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown
Other features	TWO 1:4 DMUX FOLLOWED BY LATCH; RESET ACTIVE ONLY WHEN LATCH ENABLE IS HIGH	TWO 1:4 DMUX FOLLOWED BY LATCH; RESET ACTIVE ONLY WHEN LATCH ENABLE IS HIGH	TWO 1:4 DMUX FOLLOWED BY LATCH; RESET ACTIVE ONLY WHEN LATCH ENABLE IS HIGH	TWO 1:4 DMUX FOLLOWED BY LATCH; RESET ACTIVE ONLY WHEN LATCH ENABLE IS HIGH	1:8 DMUX FOLLOWED BY LATCH; RESET ACTIVE ONLY WHEN LATCH ENABLE IS HIGH	1:8 DMUX FOLLOWED BY LATCH; RESET ACTIVE ONLY WHEN LATCH ENABLE IS HIGH	1:8 DMUX FOLLOWED BY LATCH; RESET ACTIVE ONLY WHEN LATCH ENABLE IS HIGH	1:8 DMUX FOLLOWED BY LATCH	1:8 DMUX FOLLOWED BY LATCH; RESET ACTIVE ONLY WHEN LATCH ENABLE IS HIGH
series	4000/14000/40000	4000/14000/40000	4000/14000/40000	4000/14000/40000	4000/14000/40000	4000/14000/40000	4000/14000/40000	4000/14000/40000	4000/14000/40000
JESD-30 code	R-PDIP-T16	R-PDIP-T16	R-GDIP-T16	R-GDIP-T16	R-PDIP-T16	R-GDIP-T16	R-GDIP-T16	R-GDIP-T16	R-PDIP-T16
JESD-609 code	e0	e0	e0	e0	e0	e0	e0	e0	e0
length	19.305 mm	19.305 mm	19.43 mm	19.43 mm	19.305 mm	19.43 mm	19.43 mm	19.43 mm	19.305 mm
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	D LATCH	D LATCH	D LATCH	D LATCH	D LATCH	D LATCH	D LATCH	D LATCH	D LATCH
Number of digits	2	2	2	2	1	1	1	1	1
Number of functions	1	1	1	1	1	1	1	2	1
Number of terminals	16	16	16	16	16	16	16	16	16
Maximum operating temperature	125 °C	85 °C	85 °C	125 °C	85 °C	85 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-40 °C	-40 °C	-55 °C	-40 °C	-40 °C	-55 °C	-55 °C	-55 °C
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY
encapsulated code	DIP	DIP	DIP	DIP	DIP	DIP	DIP	DIP	DIP
Encapsulate equivalent code	DIP16,.3	DIP16,.3	DIP16,.3	DIP16,.3	DIP16,.3	DIP16,.3	DIP16,.3	DIP16,.3	DIP16,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE
propagation delay (tpd)	400 ns	400 ns	400 ns	400 ns	400 ns	400 ns	400 ns	560 ns	400 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	5.08 mm	5.08 mm	5.08 mm	5.08 mm	5.08 mm	5.08 mm	5.08 mm	5.08 mm
Maximum supply voltage (Vsup)	15 V	15 V	15 V	15 V	15 V	15 V	15 V	15 V	15 V
Minimum supply voltage (Vsup)	3 V	3 V	3 V	3 V	3 V	3 V	3 V	3 V	3 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	NO	NO	NO	NO	NO	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	INDUSTRIAL	INDUSTRIAL	MILITARY	INDUSTRIAL	INDUSTRIAL	MILITARY	MILITARY	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Trigger type	LOW LEVEL	LOW LEVEL	LOW LEVEL	LOW LEVEL	LOW LEVEL	LOW LEVEL	LOW LEVEL	LOW LEVEL	LOW LEVEL
width	7.62 mm	7.62 mm	7.62 mm	7.62 mm	7.62 mm	7.62 mm	7.62 mm	7.62 mm	7.62 mm
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Maker	-	-	-	-	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Parts packaging code	-	-	-	-	DIP	DIP	DIP	DIP	DIP
Contacts	-	-	-	-	16	16	16	16	16
power supply	-	-	-	-	3/15 V	3/15 V	3/15 V	3/15 V	3/15 V
Prop。Delay @ Nom-Sup	-	-	-	-	400 ns	400 ns	400 ns	560 ns	400 ns

Recommended Resources

Printing machine photoelectric paper break detection circuit

Narrow pulse infrared light emission circuit

Apple machine power supply circuit diagram

Overvoltage protection circuit composed of transistors and relays Figure 1

Activity light circuit diagram

Color TV remote control 40

【NXP Rapid IoT Review】 + Kit Modification-External Lithium Battery (Link): Last week, because my phone couldn't receive the sensor data from the kit, I thought about using the original phone battery on the kit to solve the battery life problem. After a few days of trial, I p...; hujj RF/Wirelessly

How to design a typical analog front-end circuit: The object of the analog front end processing is the analog signal given by the signal source. Its main functions usually include signal amplification, filtering, receiving ADC and/or transmitting pat...; eric_wang Analog electronics

Talk about your opinion on "70,000 yuan a month" as a way to settle in Beijing: [align=left][color=rgb(61, 70, 77)][font=微软雅黑][size=3]On March 21, the Beijing Municipal Bureau of Human Resources and Social Security issued a major news: Notice on the Issuance of the "Beijing Talen...; eric_wang Talking

ADV7441A VGA input ghosting is not clear: I use adv7441a chip to connect VGA signal, output bt1120, embedded synchronization signal, the main chip collects the image and finds ghosting phenomenon. The collected resolution is 1920x1080P60. Not...; HHeLi ADI Reference Circuit

PIC Microcontroller Programming Style and Format: First, let's look at a program: Title 'Input.asm'; Title ; This is a simple input experiment include COUNT EQU 20H; Define the 20H register as COUNTORG 0; the program area will be loaded from 0000H GO...; rain Microchip MCU

A small question about the PS2 interface: Are there any official standard manuals for PS2 keyboards and mice in the world? How does the computer detect that I have plugged in a PS2 device (such as a keyboard or mouse)? It seems that after the...; yinyihu521 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components