s
Product Brief
FALC 56
PEB 2256
E1/T1/J1
Frame
&
Line
Interface
Component
for Long and Short
Haul Applications
The FALC56 (PEB 2256) is the
latest member of the FALC family
and has been optimized to realize
generic long-haul and short-haul
solutions for 3.3 V network equip-
ment. All standard E1/T1/J1
Applications
s
Wireless Basestations
s
T1/E1/J1 ATM Gateways
s
T1/E1/J1 Frame Relay
Gateways
s
T1/E1/J1 Channel & Data
Service Units (CSU,DSU)
s
ISDN PRI, PBXs
s
T1/E1/J1 Internet Access Equip.
s
LAN/WAN Router
s
SONET/SDH Add/Drop MUXs
s
T1/E1/J1 Multiplexer
s
Digital Access Cross-Connect
Systems (DACS)
Features
Analog Line Interface
s
Analog receive & transmit
circuitry long haul & short haul
for E1/T1/J1 applications
s
Clock & data recovery
s
Crystal-less wander and jitter
attenuation/compensation acc.
TR 62411, ETS-TBR 12/13
s
Clock generation unit accepts
flexible frequency reference
clocks
s
Transmit line monitoring
s
Programmable transmit pulse
shape for flexible pulse genera-
tion
s
Support of automatic protection
switching
formats are supported and can be
easily selected via software.
Comprising features like Signal
System #7 support, crystal-less
wander & jitter attenuation, flexible
frequency reference clock and
Frame Aligner
s
ITU-T G. 704 Frame alignment/
synthesis for 2048/1544 kbit/s
s
Programmable frame formats:
E1: Double-& CRC Multiframe
T1: F4, F12 (D4), Ext. Super
Frame (ESF), F72 (SLC96)
s
CRC-4/6 performance monitoring
s
Alarm & performance
monitoring per second
s
Detects & generates LOS (red),
AIS (blue) & RAI (yellow) alarms
s
System bus data rate scalable
from 1.544 MHz up to 16 MHz
Signaling Controller
s
HDLC/LAPD controller (Q.921)
with deep FIFO buffers (64 bytes)
s
CAS controller with serial CAS
in/output to system interface
s
Supports signaling system #7
s
ANSI T1.403 Bit-Oriented Mes-
sages (BOM), generates period-
ical performance reports
s
Time-Slot 0 SA
8- 4
bit handling in
via FIFOs
General Features
s
8/16 bit
µP
interface INTEL or
MOTOROLA type
s
Meets japanese requirements
as: JT G. 703, 704, 706, I.431
®
FALC56
s
Test functions e.g. PRBS,
s
s
s
s
s
s
s
s
s
system data rates up to 16 Mbit/s
the FALC56 is excellent suited for
building state-of-the-art Wireless
Basestations, Switches and
Internet Access Equipment.
Local-, Remote- & Payload Loop
Based on PEB 22554
QuadFALC
TM
design
32 maskable interrupt sources
Internal/external second timer
Real software switchable
E1/T1/J1 device
Single 3.3 V power supply
JTAG Boundary scan
IEEE1149.1
3.3 V CMOS technology,
5 V tolerant inputs
P- MQFP- 80 package;
body size 14x14; pitch 0.65
Power consumption is 220 mW
typically
Documentation and Support
Package
s
Data Sheet
s
Application Notes
s
Transformer recommendations
s
CD-ROM Support Package
s
Hardware Evaluation System
EASY 2256 with Software for
MS Windows 95/NT
s
Support Software (low level
driver, LAPD Protocol S/W)
http://www.siemens.de/semiconductor/falc
FALC56 PEB2256 Block Diagram
FALC
®
56
PEB 2256
RL1/2
Transmission Line
Long/Short
Haul Line
Interface
Local Loop
DPLL
Remote Loop
RCLK/SYNC
Rec. Framer
Alarm Det.
PRBS Mon.
Line Decoder
CAS
Signaling
Controller
Frame Gen.
Alarm Gen.
PRBS Gen.
Line Coding
Transmit
Buffer or
Bypass
DCO-X
MCLK
SYNC
Clocking Unit
µP
Interface
DCO-R
Receive
Buffer or
Bypass
Payload Loop
Receive
Backplane
Interface
HDLC/
BOM/SS7
Controller
Transmit
Backplane
Interface
TCLK/RCLK
RDO
SCLKR
Switching Network
WINEASY Support Software
XL1/2
Transmit
Line
Interface
Together with the
EASY2256 Evaluation
&
Application System
hardware the
WINEASY
software offers an excellent environment to
evaluate the device in detail and become familiar
with the internal register structure.
The
WINEASY
software allows direct Read/Write
access to all
FALC56
registers via a basic
instruction set, an interface and chip level
description and a comprehensive online
documentation.
XDI
SCLKX
JTAG Boundary Scan
A
Wien
¤
(+43) 1-1707-356 11
Richmond (Melbourne),
Vic. 3121
¤
(+61) 3-9420 71 11
Brussel/Bruxelles
¤
(+32) 2-536 23 48
São Paulo-SP
¤
(+55) 11-836 23 77/
26 84
Mississauga,
Ontario L5T 1P2
¤
(+1) 905-819 80 00
Zürich
¤
(+41) 1-495 30 65
Düsseldorf
¤
(+49) 211-399 15 51
Laatzen (Hannover)
¤
(+49) 511-877 27 06
München
¤
(+49) 89-9221 40 86
Nürnberg
¤
(+49) 911-654 76 22
Stuttgart
¤
(+49) 711-137 33 14
Ballerup
HK
Hong Kong
¤
(+852) 2832 05 00
Milano
Availability
The FALC56 is available with complete documentation and support
package. A dedicated engineering support team is there to assist you.
Please contact your local Siemens office for further details.
AUS
I
¤
(+39) 02-6676-1
IND
New Delhi 110 014
B
¤
(+91) 11-461 74 47
IRL
Dublin 4
BR
¤
(+353) 1-603 23 42
J
FALC56 PEB 2256 Application Examples
FALC56 and MUNICH32 in 2 Carrier Base Transceiver Station (BTS)
Clock Generation Unit
E1/T1/J1
PEB 2256
FALC
®
56
Pulse Coding
Frame Alignment
Signaling
E1/T1/J1
PEB 2256
FALC
®
56
Switching
& HDLC
PEB 20550
ELIC
®
MUNICH32
PEB 20320
SAB 82532
ESCC2
Transceiver
Digital &
Analog
Tokyo 141-0022
¤
(+81) 3-5449 64 11
N
CDN
Oslo 5
¤
(+47) 22-63 30 00
NL
CH
Den Haag
¤
(+31) 70-333 24 29
P
D
Amadora
¤
(+35) 1-417 00 11
PL
Warszawa
¤
(+48) 2-670 91 51
RC
Taipei
¤
(+886) 2-2773 66 06
ROK
Seoul 135-080
External
Signaling
SAB 82532
ESCC2
Internal
Signaling Bus
¤
(+82) 2-527 77 00
RUS
DSP
DK
Moskva
¤
(+7) 095-237-64 76,
-69 11
S
PEB 20550
ELIC
®
Transceiver
Digital &
Analog
¤
(+45) 4477-44 77
E
Tres Cantos-Madrid
¤
(+34) 91-514 80 00
F
Kista
¤
(+46) 8-703 35 00
Singapore 349 253
SGP
Saint-Denis CEDEX 2
¤
(+33) 1-4922 31 00
Espoo (Helsinki)
¤
(+35) 9-5105 1
Berkshire RG 12
8FZ
¤
(+44) 1344-39 60 00
Amaroussio/Athen
¤
(+30) 1-686 41 11
¤
(+65) 840 06 10
TR
Findikli (Istanbul)
FIN
Memory
µController
¤
(+90) 212-251 09 00
USA
Cupertino, CA 95014
GB
¤
(+1) 408-777 45 00
ZA
Halfway House 1685
GR
ATM over E1/T1/J1 Interworking Unit
RAM
PEB 2256
FALC
®
56
Up to 8
E1/T1/J1
PEB 2256
FALC
®
56
E1/T1 Layer Processing
AAL1 or PHY TC
Sublayer Processing
ATM Layer
Processing
PCM
PXB 4220
IWE8
ATM Layer
e.g. PXB
4350 ALP
Backplane
UTOPIA
¤
(+27) 11-652-20 00,
-27 00
How to reach us:
http://www.siemens.de/semiconductor
© Siemens AG 1998.
All Rights Reserved.
Please note that any information contained in this
publication may be subject to change. Siemens re-
serves the right to make changes to or to discontin-
ue any product or service identified in this publica-
tion without notice.
Please contact our regional offices to receive the
latest version of the relevant information to verify,
before placing orders, that the information being
relied upon is current.
All brand or product names, hardware or software
names are trademarks of their respective compa-
nies or organizations.
Published by Semiconductor Group
Siemens Aktiengesellschaft
Ordering No. B119-H7337-X-X-7600
Printed in Germany
PS 11985.