EEWORLDEEWORLDEEWORLD

Part Number

Search

CY28341OC-3

Description
Universal Clock Chip for VIA⑩P4M/KT/KM400A DDR Systems
File Size265KB,19 Pages
ManufacturerSpectraLinear
Websitehttp://www.spectralinear.com/
Download Datasheet Compare View All

CY28341OC-3 Overview

Universal Clock Chip for VIA⑩P4M/KT/KM400A DDR Systems

CY28341-3
Universal Clock Chip for VIA™P4M/KT/KM400A DDR Systems
Features
• Supports VIA P4M/KM/KT/266/333/400A chipsets
• Supports Intel Pentium 4, Athlon™ processors
• Supports two DDR DIMMS
• Provides:
— Two different programmable CPU clock pairs
— Six differential DDR pairs
— Three low-skew/-jitter AGP clocks
— Seven low-skew/-jitter PCI clocks
— One 48M output for USB
— One programmable 24M or 48M for SIO
• Dial-A-Frequency and Dial-A-dB
features
• Spread Spectrum for best EMI reduction
• Watchdog feature for system recovery
• SMBus-compatible for programmability
• 56-pin SSOP and TSSOP packages
Table 1. Frequency Selection Table
FS(3:0)
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
CPU
100.9
100.0
133.9
133.3
110.0
145.2
180.0
198.4
200.9
200.0
166.9
166.6
100.0
133.3
200.0
166.6
AGP
67.3
66.7
66.9
66.7
73.3
72.6
72.0
71.7
66.9
66.7
66.8
66.6
66.7
66.7
66.7
66.6
PCI
33.6
33.3
33.5
33.3
36.7
36.3
36.0
35.8
33.5
33.3
33.4
33.3
33.3
33.3
33.3
33.3
Block Diagram
XIN
XOUT
XTAL
REF0
VDDR
REF(0:1)
VDDI
CPUCS_T/C
FS0
Pin Configuration
[1]
SELP4_K7#
VDDC
CPU(0:1)/CPU0D_T/C
VDDPCI
FS2
PLL1
FS3 FS1
PCI(3:6)
PCI_F
MULTSEL
PCI2
PCI1
VDDAGP
AGP(0:2)
VDD48M
48M
/2
PD#
SDATA
SCLK
SMBus
PLL2
WDEN
24_48M
WD
SRESET#
VDDD
FBOUT
S2D
CONVERT
DDRT(0:5)
DDRC(0:5)
*FS0/REF0
VSSR
XIN
XOUT
VDDAGP
AGP0
*SELP4_K7/AGP1
AGP2
VSSAGP
**FS1/PCI_F
PCI1
*MULTSEL/PCI2
VSSPCI
PCI3
PCI4
VDDPCI
PCI5
PCI6
VSS48M
**FS3/48M
**FS2/24_48M
VDD48M
VDD
VSS
IREF
*PD#/SRESET#
SCLK
SDATA
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
VTTPWRGD#/REF1
VDDR
VSSC
CPUT/CPUOD_T
CPUC/CPUOD_C
VDDC
VDDI
CPUCS_C
CPUCS_T
VSSI
FBOUT
BUF_IN
DDRT0
DDRC0
DDRT1
DDRC1
VDDD
VSSD
DDRT2
DDRC2
DDRT3
DDRC3
VDDD
VSSD
DDRT4
DDRC4
DDRT5
DDRC5
CY28341-3
Buf_IN
56 pin SSOP
Note:
1. Pins marked with [*] have internal 250 K
pull-up resistors. Pins marked with [**] have internal 250 K
pull-down resistors.
Rev 1.0, November 21, 2006
2200 Laurelwood Road, Santa Clara, CA 95054
Tel:(408) 855-0555
Fax:(408) 855-0550
Page 1 of 19
www.SpectraLinear.com

CY28341OC-3 Related Products

CY28341OC-3 CY28341-3 CY28341OC-3T
Description Universal Clock Chip for VIA⑩P4M/KT/KM400A DDR Systems Universal Clock Chip for VIA⑩P4M/KT/KM400A DDR Systems Universal Clock Chip for VIA⑩P4M/KT/KM400A DDR Systems
A comprehensive review of the features of PCB design software. What other skills do you need to master?
There are many kinds of PCB design software. The main ones used in the market include: Cadence Allegro, Mentor EE, Mentor Pads, Altium Designer, Protel, etc. Among them, Cadence Allegro has the highes...
kdyhdl PCB Design
Single Voltage Reference vs. Dual Voltage Reference - I
Developing a low drift system can be difficult, especially when using bipolar input signals. Applications such as the bidirectional current sensing shown in Figure 1 require the use of two well matche...
Aguilera Analogue and Mixed Signal
Digital vs. Analog Discussion
Can the digital ground be connected to the analog ground layer on the circuit board at a certain point? Or can a 0 ohm resistor be connected to the ground layer at a certain point? Experts please give...
babbage Power technology
Basic C language programming specifications for microcontroller development
[size=4]This specification is mainly aimed at the single-chip microcomputer programming language and the 08 compiler, including typesetting, comments, naming, variable usage, code testability, program...
灞波儿奔 Microcontroller MCU
s5pv210 uboot-2012-10 transplant (IV) Make the system work at 1000Mhz
In the original uboot code, there is an initialization function for the system clock, the system_clock_init function in board/samsung/smdkv210/lowlevel_init.S. I took a rough look at it. The registers...
gooogleman Embedded System
How to implement the protocol stack
I would like to ask: In embedded Linux, is the implementation of the MMS protocol stack from bottom to top, or from top to bottom? In addition, it would be best if there is a ready-made available Linu...
xw99 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2161  1316  2892  2455  521  44  27  59  50  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号