EEWORLDEEWORLDEEWORLD

Part Number

Search

CYW255OXC

Description
200 MHz 24-Output Buffer for 4 DDR or 3 SDRAM DIMMS
File Size194KB,9 Pages
ManufacturerSpectraLinear
Websitehttp://www.spectralinear.com/
Download Datasheet Compare View All

CYW255OXC Online Shopping

Suppliers Part Number Price MOQ In stock  
CYW255OXC - - View Buy Now

CYW255OXC Overview

200 MHz 24-Output Buffer for 4 DDR or 3 SDRAM DIMMS

W255
200 MHz 24-Output Buffer for 4 DDR or 3 SDRAM DIMMS
Features
• One input to 24 output buffer/driver
• Supports up to 4 DDR DIMMs or 3 SDRAM DIMMS
• One additional output for feedback
• SMBus interface for individual output control
• Low skew outputs (< 100 ps)
• Supports 266-, 333-, and 400 MHz DDR SDRAM
• Dedicated pin for power management support
• Space-saving 48-pin SSOP package
Functional Description
The W255 is a 3.3V/2.5V buffer designed to distribute
high-speed clocks in PC applications. The part has 24 outputs.
Designers can configure these outputs to support four unbuf-
fered DDR DIMMS or to support three unbuffered standard
SDRAM DIMMs and two DDR DIMMS. The W255 can be used
in conjunction with the W250 or similar clock synthesizer for
the VIA Pro 266 chipset.
The W255 also includes an SMBus interface which can enable
or disable each output clock. On power-up, all output clocks
are enabled (internal pull up).
Block Diagram
FBOUT
BUF_IN
DDR0T_SDRAM10
DDR0C_SDRAM11
DDR1T_SDRAM0
DDR1C_SDRAM1
DDR2T_SDRAM2
DDR2C_SDRAM3
DDR3T_SDRAM4
DDR3C_SDRAM5
DDR4T_SDRAM6
DDR4C_SDRAM7
DDR5T_SDRAM8
DDR5C_SDRAM9
DDR6T
DDR6C
DDR7T
DDR7C
DDR8T
DDR8C
DDR9T
DDR9C
DDR10T
PWR_DWN#
Power Down Control
Pin Configuration
[1]
SSOP
Top View
FBOUT
VDD3.3_2.5
GND
DDR0T_SDRAM10
DDR0C_SDRAM11
DRR1T_SDRAM0
DDR1C_SDRAM1
VDD3.3_2.5
GND
DDR2T_SDRAM2
DDR2C_SDRAM3
VDD3.3_2.5
BUF_IN
GND
DDR3T_SDRAM4
DDR3C_SDRAM5
VDD3.3_2.5
GND
DDR4T_SDRAM6
DDR4C_SDRAM7
DDR5T_SDRAM8
DDR5C_SDRAM9
VDD3.3_2.5
SDATA
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
SDATA
SMBus
Decoding
SCLOCK
DDR10C
DDR11T
DDR11C
SEL_DDR*
VDD2.5
GND
DDR11T
DDR11C
DDR10T
DDR10C
VDD2.5
GND
DDR9T
DDR9C
VDD2.5
PWR_DWN#*
GND
DDR8T
DDR8C
VDD2.5
GND
DDR7T
DDR7C
DDR6T
DDR6C
GND
SCLK
SEL_DDR
Note:
1. Internal 100K pull-up resistors present on inputs marked
with *. Design should not rely solely on internal pull-up resistor
to set I/O pins HIGH.
Rev 1.0, November 25, 2006
2200 Laurelwood Road, Santa Clara, CA 95054
Tel:(408) 855-0555
Fax:(408) 855-0550
Page 1 of 9
www.SpectraLinear.com

CYW255OXC Related Products

CYW255OXC W255 W255HT
Description 200 MHz 24-Output Buffer for 4 DDR or 3 SDRAM DIMMS 200 MHz 24-Output Buffer for 4 DDR or 3 SDRAM DIMMS 200 MHz 24-Output Buffer for 4 DDR or 3 SDRAM DIMMS
Why do we need to divide operating modes?
There are 7 modes on ARM: user fiq irq ... Why is there such a division? What is the purpose? What are the limitations of each mode? Is there any book that will introduce these issues in detail? Thank...
guochen82 Embedded System
A collection of experience with Qingke Wi-Fi development board open1081!
[table=98%] [tr] [td=107][color=Navy]Username[/color][/td] [td=522][align=left][color=Navy]Experience Summary[/color][/align][/td] [/tr] [tr] [td=1,8][url=https://home.eeworld.com.cn/space-uid-471979....
soso RF/Wirelessly
MSP430F5438A MCU Low Power Settings
MSP430F5438A MCU low power setting, take entering LPM3 as an example: 1. The external clocks of MSP430F5438A are 8M and 32.768 respectively. When the program runs normally, the 8M main clock is select...
fish001 Microcontroller MCU
Analysis and Research on Forward DC Link Inverter
Abstract: A new type of voltage probe soft switching inverter topology is proposed. It can achieve the zero voltage switching (ZVS) condition of each power tube in the inverter bridge very simply with...
frozenviolet Industrial Control Electronics
[RT-Thread reading notes] Three timers
[i=s]This post was last edited by qi777ji on 2019-4-25 12:53[/i] [size=4][color=#008000]The disadvantage of using the blocking delay method to implement threads is obvious. All threads must be scanned...
qi777ji Real-time operating system RTOS
A car enthusiast asks for help.
BYD car navigation uses winc5.0 system ARM9 + 64MB memory all-in-one machine. We found that only the original navigation software can make sound. If the navigation software is changed, there will be n...
krew Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2177  352  1783  1585  2839  44  8  36  32  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号