530UB569M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530UB569M000DGR

530UB569M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 569MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530UB569M000DGR Overview

CMOS/TTL Output Clock Oscillator, 569MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530UB569M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	569 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

TDA1701 power amplifier circuit diagram

Thermistor flow measurement circuit

Simple and practical coil short circuit test circuit

Multipurpose charging circuit

Generator circuit that can generate sharp pulses and sawtooth pulses simultaneously

Insulated gate field effect transistor long delay circuit (1)

The communication was clear, but the result was different.: There was a modification to the mainboard circuit of the product. I provided the schematic diagram of the modified part, and someone else drew it. I explained it very clearly at the time, and I still ...; ienglgge Talking

KEILC51 embedded assembly method: Sometimes you need to embed some assembly code in a C51 program. In this case, you can use the usual approach: write an assembly function according to the interface between C51 and assembly, and then ...; fish001 Microcontroller MCU

Does anyone know why the error "to setup connection to device: smartRF04EB" appears during the packet capture experiment? Thank you: When doing packet capture, it shows "not able to setup connection to device: smartRF04EB" Can anyone tell me? Thanks...; signalok RF/Wirelessly

[Help] Please advise me on some details of RF antenna, thanks in advance: I want to make an RF transmitting antenna with a frequency of 433MHZ and a chip of RFPIC12F675. I have consulted some books and they say that the loop antenna can be printed on a PCB. How can I calcul...; queen Microcontroller MCU

Teach you to learn microcontroller easily~~: [img]http://fmn026.xnimg.cn/fmn026/20090417/0225/p_large_p5tJ_6247a204238.jpg[/img] Teach you to learn microcontroller easily~~...; 28073501 MCU

Micron's New Year's Lucky JD E-Card is waiting for you to draw: The Chinese New Year is coming, and the holidays are approaching. Have you collected all the five blessings on Alipay recently? Micron invites everyone to collect blessings during this Chinese New Yea...; EEWORLD社区 Integrated technical exchanges

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components