CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
1. Signals on S
X
, D
X
, or IN
X
exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
2.
JA
is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
Electrical Specifications
Test Conditions: V+ = +15V, V- = -15V, V
L
= 5V, V
IN
= 2.4V, 0.8V (Note 3),
Unless Otherwise Specified
TEST CONDITIONS
TEMP
(°C)
(NOTE 4) (NOTE 5) (NOTE 4)
MIN
TYP
MAX
UNITS
PARAMETER
DYNAMIC CHARACTERISTICS
Turn-ON Time, t
ON
Turn-OFF Time, t
OFF
DG444
DG445
Charge Injection, Q (Figure 2)
OFF Isolation (Figure 4)
Crosstalk (Channel-to-Channel)
(Figure 3)
Source OFF Capacitance, C
S(OFF)
Drain OFF Capacitance, C
D(OFF)
Channel ON Capacitance,
C
D(ON)
+ C
S(ON)
DIGITAL INPUT CHARACTERISTICS
Input Current V
IN
Low, I
IL
Input Current V
IN
High, I
IH
ANALOG SWITCH CHARACTERISTICS
Analog Signal Range, V
ANALOG
Drain-Source ON Resistance,
r
DS(ON)
Source OFF Leakage Current, I
S(OFF)
R
L
= 1k, C
L
= 35pF, V
S
=
10V
(Figure 1)
+25
-
120
250
ns
+25
+25
C
L
= 1nF, V
G
= 0V, R
G
= 0
R
L
= 50, C
L
= 5pF, f = 1MHz
+25
+25
+25
f = 1MHz, V
ANALOG
= 0 (Figure 5)
+25
+25
+25
-
-
-
-
-
-
-
-
110
160
-1
60
-100
4
4
16
140
210
-
-
-
-
-
-
ns
ns
pC
dB
dB
pF
pF
pF
V
IN
Under Test = 0.8V,
All Others = 2.4V
V
IN
Under Test = 2.4V,
All Others = 0.8V
Full
Full
-0.5
-0.5
-0.00001
0.00001
0.5
0.5
A
A
Full
I
S
= 10mA, V
D
=
8.5V,
V+ = 13.5V, V- = -13.5V
V+ = 16.5V, V- = -16.5V,
V
D
=
15.5V,
V
S
= 15.5V
+25
Full
+25
+85
-15
-
-
-0.5
-5
-
50
-
0.01
-
15
85
100
0.5
5
V
nA
nA
FN3586 Rev 1.00
Jun 4, 2007
Page 3 of 12
DG444, DG445
Electrical Specifications
Test Conditions: V+ = +15V, V- = -15V, V
L
= 5V, V
IN
= 2.4V, 0.8V (Note 3),
Unless Otherwise Specified
(Continued)
TEST CONDITIONS
V+ = 16.5V, V- = -16.5V,
V
D
=
15.5V,
V
S
= 15.5V
TEMP
(°C)
+25
+85
Channel ON Leakage Current,
I
D(ON)
+ I
S(ON)
POWER SUPPLY CHARACTERISTICS
Positive Supply Current, I+
V+ = 16.5V, V- = -16.5V,
V
IN
= 0V or 5V
+25
+85
+25
+85
Logic Supply Current, I
L
+25
+85
Ground Current, I
GND
+25
+85
-
-
-1
-5
-
-
-1
-5
0.001
-
-0.0001
-
0.001
-
-0.001
-
1
5
-
-
1
5
-
-
A
A
A
A
A
A
A
A
V+ = 16.5V, V- = -16.5V,
V
S
= V
D
, =
15.5V
+25
+85
(NOTE 4) (NOTE 5) (NOTE 4)
MIN
TYP
MAX
-0.5
-5
-0.5
-10
0.01
-
0.08
-
0.5
5
0.5
10
UNITS
nA
nA
nA
nA
PARAMETER
Drain OFF Leakage Current,
I
D(OFF)
Negative Supply Current, I-
Electrical Specifications
(Single Supply) Test Conditions: V+ = 12V, V- = 0V, V
L
= 5V, V
IN
= 2.4V, 0.8V (Note 3),
Unless Otherwise Specified
TEST CONDITIONS
TEMP
(°C)
(NOTE 4)
MIN
(NOTE 5)
TYP
(NOTE 4)
MAX
UNITS
PARAMETER
DYNAMIC CHARACTERISTICS
Turn-ON Time, t
ON
Turn-OFF Time, t
OFF
Charge Injection, Q (Figure 2)
ANALOG SWITCH CHARACTERISTICS
Analog Signal Range, V
ANALOG
Drain-Source ON Resistance, r
DS(ON)
R
L
= 1k, C
L
= 35pF, V
S
= 8V
(Figure 1)
C
L
= 1nF, V
G
= 6V, R
G
= 0
+25
+25
+25
-
-
-
300
60
2
450
200
-
ns
ns
pC
Full
I
S
= -10mA, V
D
= 3V, 8V
V+ = 10.8V, V
L
= 5.25V
+25
Full
0
-
-
-
100
-
12
160
200
V
POWER SUPPLY CHARACTERISTICS
Positive Supply Current, I+
V+ = 13.2V, V
IN
= 0V or 5V,
V
L
= 5.25V
+25
Full
+25
Full
Logic Supply Current, I
L
+25
Full
Ground Current, I
GND
+25
Full
NOTES:
3. V
IN
= input voltage to perform proper function.
4. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
5. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
-
-
-1
-5
-
-
-1
-5
0.001
-
-0.0001
-
0.001
-
-0.001
-
1
5
-
-
1
5
-
-
A
A
A
A
A
A
A
A
Negative Supply Current, I-
FN3586 Rev 1.00
Jun 4, 2007
Page 4 of 12
DG444, DG445
Test Circuits and Waveforms
V
O
is the steady state output with the switch on. Feedthrough via switch capacitance may result in spikes at the leading and trailing
edge of the output waveform.
3V
LOGIC
INPUT
50%
0V
t
OFF
SWITCH
INPUT V
S
V
O
SWITCH
OUTPUT
0V
t
ON
80%
80%
LOGIC
INPUT
3V
t
r
< 20ns
t
f
< 20ns
SWITCH
INPUT
S
1
IN
1
R
L
GND
V-
C
L
V
L
V+
D
1
V
O
NOTE: Logic input waveform is inverted for switches that have
The master device initiates data transmission
The slave device can only transfer data according to the command, but the slave device can initiate the transfer by sending a transfer request interrupt...
The memory space in AMR chips is getting bigger and bigger, and our usage needs are also rising. The memory allocation of different ARM chips is also very different. For example, the same 64K STM32 ca...
Now I am using STM32 to make a voice arrival bell project. The sound quality requirement is not high. It is to report voices such as "We have arrived at the first floor, go up" and "The second floor i...
The data I used was downloaded from here: [url=https://bbs.eeworld.com.cn/thread-73210-1-8.html]https://bbs.eeworld.com.cn/thread-73210-1-8.html[/url] The arrangement of components on the board is bas...
Detailed description: 50 practical CPLD designs, very classic CPLD designs, including 50 actual typical applications, involving DC motor PWM drive, encoding and other contents. With these 50 examples,...
DSP and ARM Processors
京公网安备 11010802033920号
EEWORLD
