530AB331M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AB331M000BG

530AB331M000BG: DescriptionLVPECL Output Clock Oscillator, 331MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB331M000BG Overview

LVPECL Output Clock Oscillator, 331MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB331M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	331 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Phase detection circuit

Delay and stretch circuit

Asynchronous instant loss circuit composed of T flip-flop and its signal waveform

X and Y are 16 kinds of logical relationship circuits

555 emergency DC fluorescent lamp circuit

875p computer motherboard circuit diagram_030

How to use TI DSP hex2000.exe: TI's CCS generates files in .out format by default, but many applications often require pure binary code. TI provides a small tool HEX2000 to help achieve format conversion. For specific instructions,...; 灞波儿奔 DSP and ARM Processors

Looking for reference materials for ISE 10: Looking for reference materials for ISE 10...; glancegreen Embedded System

Use of pb: Hi guys, I just got an internship at a company. My manager gave me an exe file and asked me to open it in a simulation environment. I have been trying for a long time but still can't figure it out. Co...; xuyangsuccess Embedded System

F7 Discovery official routine Demonstration: [postbg]bg3.png[/postbg] When we excitedly get the STM32F746 Discovery board and power it on, you will see the following interface.This is an official ST example. Does it feel like a product prototype...; wwwming0329 stm32/stm8

Looking for a 4-layer board template for reference: I am drawing a 4-layer board recently. The top and bottom layers are for signals, and the middle layer is the power layer (5V, 3.3V, 1.9V) and the GND layer. I need a template for reference. The power...; 平漂流 PCB Design

Friendly 2440 timer problem: Why is the timer timing inaccurate? ChangeMPllValue(161,3,1); ChangeClockDivider(1,1); Controlled main frequency 2410: ChangeMPllValue(161,3,1); //FCLK=202.8Mhz ChangeClockDivider(1,1); // 1:2:4 FCLK:...; 邱飞 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components