531WB1362M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531WB1362M00DG

531WB1362M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1362MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531WB1362M00DG Overview

CMOS/TTL Output Clock Oscillator, 1362MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WB1362M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1362 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

LC audio oscillator circuit diagram

Two-way touch switch (2)

Output adjustable voltage stabilized power supply circuit

40W high-fidelity power amplifier circuit

Rongsheng CFXB-2 single-lamp thermal insulation automatic rice cooker circuit diagram

A kind of KV protection circuit

Question 1 about DSP: [align=left]Hello experts, I am developing a program for DSP processor to communicate with ARM processor through CAN bus. When developing the program for DSP processor to receive CAN messages, I use m...; wangxd5429 DSP and ARM Processors

MAX32630FTHR Design Notes (5): How to solve the problem of Undefined symbol __use_two_region_memory: [p=26, null, left][color=rgb(102, 102, 102)][font=微软雅黑][size=4]Development environment: KEIL MDK 5.23[/size][/font][/color][/p][p=26, null, left][color=rgb(102, 102, 102)][font=微软雅黑][size=4]MCU model:...; Justice_Gao DIY/Open Source Hardware

Can RF technology keep up with Moore's Law?: Recent RF technology roadmapping activities and conclusions are reviewed. Mainstream opportunities and technological constraints are reviewed or proposed. The frequency below which Si technologies dis...; banana RF/Wirelessly

Data issues with video acquisition: I am debugging a video acquisition system, but there is always a not very wide black bar on the left side of the image displayed on the display, and everything else is normal. Why is this? Is it becau...; zhanggz02111 Embedded System

Comparison between LPC1114/LPC11U14 and LPC1343 (IV) Timer: These three chips have two 16-bit timers and two 32-bit timers. The functions of these four timers are very powerful, not just timing and counting functions like 8051. In addition to these two powerfu...; zhaojun_xf NXP MCU

How to use os_wait function in rtx51-tiny? Experts, please help! Urgently waiting online!: In the RTXTINY system, how should the os_wait function be used? I have read many textbooks, but they are all the same. None of them can explain this problem clearly. . What does the book say: char os_...; czgg048 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components