EEWORLDEEWORLDEEWORLD

Part Number

Search

CY29775AI

Description
2.5V or 3.3V, 200-MHz, 14 Output Zero Delay Buffer
File Size194KB,11 Pages
ManufacturerCypress Semiconductor
Download Datasheet Compare View All

CY29775AI Overview

2.5V or 3.3V, 200-MHz, 14 Output Zero Delay Buffer

CY29775
2.5V or 3.3V, 200-MHz, 14 Output Zero
Delay Buffer
Features
Description
The CY29775 is a low-voltage high-performance 200-MHz
PLL-based zero delay buffer designed for high-speed clock
distribution applications.
The CY29775 features two reference clock inputs and provides
14 outputs partitioned in 3 banks of 5, 5, and 4 outputs. Bank A
and Bank B divide the VCO output by 4 or 8 while Bank C divides
by 8 or 12 per SEL(A:C) settings, see
Function Table (Bank A,
B, and C) on page 4.
These dividers allow output to input ratios
of 6:1, 4:1, 3:1, 2:1, 3:2, 4:3, 1:1, and 2:3. Each LVCMOS
compatible output can drive 50Ω series or parallel terminated
transmission lines. For series terminated transmission lines,
each output can drive one or two traces giving the device an
effective fanout of 1:28.
The PLL is ensured stable given that the VCO is configured to
run between 200 MHz to 500 MHz. This allows a wide range of
output frequencies from 8.3 MHz to 200 MHz. For normal
operation, the external feedback input, FB_IN, is connected to
the feedback output, FB_OUT. The internal VCO is running at
multiples of the input reference clock set by the feedback divider,
see
Frequency Table on page 4.
When PLL_EN is LOW, PLL is bypassed and the reference clock
directly feeds the output dividers. This mode is fully static and the
minimum input clock frequency specification does not apply.
Output frequency range: 8.3 MHz to 200 MHz
Input frequency range: 4.2 MHz to 125 MHz
2.5V or 3.3V operation
Split 2.5V/3.3V outputs
14 Clock outputs: Drive up to 28 clock lines
1 Feedback clock output
2 LVCMOS reference clock inputs
150 ps max output-output skew
PLL bypass mode
Spread Aware™
Output enable/disable
Industrial temperature range: –40°C to +85°C
52-Pin 1.0-mm TQFP package
Block Diagram
V C O _ S E L(1 ,0)
P LL_E N
TCLK_SEL
T C LK 0
TC LK1
F B _IN
PLL
200 -
5 0 0M H z
÷
2
÷4
÷
2 /
÷
4
C LK
STOP
S E LA
÷2
/
÷4
C LK
STOP
Q A0
Q A1
Q A2
Q A3
Q A4
QB0
QB1
Q B2
Q B3
QB4
QC0
QC1
QC2
QC3
S E LB
÷4
/
÷6
C LK
STOP
SELC
C LK _S T P #
÷4
/
÷6
/
÷
8 /
÷
12
F B _O U T
F B _S E L(1,0)
M R #/O E
Cypress Semiconductor Corporation
Document #: 38-07480 Rev. *A
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised December 19, 2007
[+] Feedback

CY29775AI Related Products

CY29775AI
Description 2.5V or 3.3V, 200-MHz, 14 Output Zero Delay Buffer
STC89C52RC 40I-LQFP (chip package) cannot burn the program
I tried to make a board with a chip packaged Macrochip microcomputer, but I can't burn the program using the MAX232 serial port. After powering on, a square wave appears on the chip's 27 pin (ALE), an...
xiaodu2012 51mcu
[TI's First Low Power Design Competition] A large wave of Wolverines is coming, Wolverine unpacking
[font=微软雅黑]Wolverine arrived today. This is a new generation product from Launchpad. The rocket is taking off. MSP430 FR5969 uses FRAM (ferroelectric memory). More content is to be studied. [/font][fo...
shepherd Microcontroller MCU
Is there a problem with using wireshark to view the TCP three-way handshake?
As title I used my development board (192.168.1.25) to send data to the PC (192.168.1.16). I used wireshark to capture packets and wanted to see the TCP three-way handshake, but there was a small prob...
历史的天空 Microcontroller MCU
Domestic chip replacement is the general trend! Take the topic of "replacement and why to replace" of ST chips, welcome everyone to speak...
The strategy of ST chip is ambitious! It not only deepens the cooperation with universities, but also has a wide application in the domestic market! In the last year, the price of an ordinary STM32F10...
zeroto_one Domestic Chip Exchange
TL431 constant current source problem
How can I design a constant current source with an output current of 1MA using TL431?...
sunbine Embedded System
[TI's first low-power design competition] msp430FR5969+5110LCD+DS18B20+serial port (IAR6.107 compilation environment)
Since the serial port configuration changes the system clock frequency to 8MHz, the previous clock frequency was 32.768khz, which caused the timing of the LCD screen and DS18B20 to be wrong, resulting...
zhanghuichun Microcontroller MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 750  1368  1336  1120  1531  16  28  27  23  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号