EEWORLDEEWORLDEEWORLD

Part Number

Search

TMM-117-06-LM-D-SM-08-P-M-A

Description
Board Connector, 33 Contact(s), 2 Row(s), Male, Straight, Surface Mount Terminal,
CategoryThe connector    The connector   
File Size148KB,1 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance  
Download Datasheet Parametric View All

TMM-117-06-LM-D-SM-08-P-M-A Overview

Board Connector, 33 Contact(s), 2 Row(s), Male, Straight, Surface Mount Terminal,

TMM-117-06-LM-D-SM-08-P-M-A Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresPOLARIZED
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD
Contact completed and terminatedMATTE TIN
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee3
MIL complianceNO
Manufacturer's serial numberTMM
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch2 mm
Termination typeSURFACE MOUNT
Total number of contacts33
Base Number Matches1
How to evaluate the low power consumption of FPGA?
Recently, everyone is analyzing the data on FPGA low power consumption.I'll join in the fun,Let’s discuss with you how to define low power consumption of FPGA.To be honest, I didn’t pay much attention...
wstt FPGA/CPLD
Analysis of the "Signal" topic in the National College Student Electronics Contest
1. Previous " Signal Source " Competition Topics In the 11th National Undergraduate Electronic Design Competition, there were only five signal source questions [ 1] : ①Signal Generator (8th session , ...
宋元浩 Electronics Design Contest
Matlab Lesson 4 - Polynomial Arrays
Setting ranges and drawing! [[i] This post was last edited by gaoxiao on 2009-6-12 14:20 [/i]]...
gaoxiao Microcontroller MCU
Xilinx clock management
Hello everyone! How do you manage the clock in ise?...
applelonger FPGA/CPLD
Find the right solution
Hello everyone, I am looking for an ARM solution, Ubuntu system, CPU can be 6410 or other, need a full set of information, preferably a ready-made solution, which can be used with a little modificatio...
tryagain1 Linux and Android
I have just started learning Cadence Virtuoso and found that as long as the schematic diagram appears in the parallel inductor simulation, an error will be reported.
I have just started learning Cadence Virtuoso, and I found that whenever there is a parallel inductor simulation in the schematic diagram, it will report an error that the parallel inductor forms a sh...
非标准理工男 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 810  2619  2670  2859  2608  17  53  54  58  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号