EEWORLDEEWORLDEEWORLD

Part Number

Search

DS1013{DIE}-100

Description
Silicon Delay Line, 3-Func, 1-Tap, True Output, CMOS, DIE
Categorylogic    logic   
File Size51KB,6 Pages
ManufacturerMaxim
Websitehttps://www.maximintegrated.com/en.html
Download Datasheet Parametric View All

DS1013{DIE}-100 Overview

Silicon Delay Line, 3-Func, 1-Tap, True Output, CMOS, DIE

DS1013{DIE}-100 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Parts packaging codeDIE
package instructionDIE,
Reach Compliance Codecompliant
Other featuresBOTH LEADING & TRAILING EDGE ACCURACY; MAX FAN OUT OF 10 74LS LOAD PER OUTPUT
seriesCMOS/TTL
Input frequency maximum value (fmax)3.33333 MHz
JESD-30 codeX-XUUC-N
JESD-609 codee0
Logic integrated circuit typeSILICON DELAY LINE
Number of functions3
Number of taps/steps1
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output polarityTRUE
Package body materialUNSPECIFIED
encapsulated codeDIE
Package shapeUNSPECIFIED
Package formUNCASED CHIP
Peak Reflow Temperature (Celsius)NOT SPECIFIED
programmable delay lineNO
Certification statusNot Qualified
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD
Terminal formNO LEAD
Terminal locationUPPER
Maximum time at peak reflow temperatureNOT SPECIFIED
Total delay nominal (td)100 ns
Base Number Matches1
DS1013
3-in-1 Silicon Delay Line
www.dalsemi.com
FEATURES
All-silicon time delay
3 independent buffered delays
Delay tolerance ±2ns for -10 through –60
Stable and precise over temperature and
voltage range
Leading and trailing edge accuracy
Economical
Auto-insertable, low profile
Standard 14-pin DIP, 8-pin DIP, or 16-pin
SOIC
Low-power CMOS
TTL/CMOS-compatible
Vapor phase, IR and wave solderable
Custom delays available
Quick turn prototypes
Extended temperature ranges available
PIN ASSIGNMENT
IN 1
NC
IN 2
NC
IN 3
NC
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
CC
NC
OUT 1
NC
OUT 2
NC
IN 1
NC
NC
IN 2
NC
IN 3
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
NC
NC
OUT 1
NC
OUT 2
NC
OUT 3
NC
OUT 3 GND
DS1013 14-pin DIP (300-mil)
See Mech. Drawings Section
DS1013S 16-pin SOIC
(300-mil)
See Mech. Drawings Section
8
7
6
5
V
CC
OUT 1
OUT 2
OUT 3
IN 1
IN 2
IN 3
GND
1
2
3
4
DS1013M 8-pin DIP (300-mil)
See Mech. Drawings Section
PIN DESCRIPTION
IN 1, IN 2, IN 3
OUT 1, OUT 2, OUT 3
GND
V
CC
NC
- Inputs
- Outputs
- Ground
- +5 Volts
- No Connection
DESCRIPTION
The DS1013 series of delay lines has three independent logic buffered delays in a single package. The
devices are offered in a standard 14-pin DIP which is pin-compatible with hybrid delay lines. Alternative
8-pin DIP and surface mount packages are available which save PC board area. Since the DS1013
products are an all silicon solution, better economy is achieved when compared to older methods using
hybrid techniques. The DS1013 series delay lines provide a nominal accuracy of
±2ns
for delay times
ranging from 10 ns to 60 ns, increasing to 5% for delays of 150 ns and longer. The DS1013 delay line
reproduces the input logic state at the output after a fixed delay as specified by the dash number extension
of the part number. The DS1013 is designed to reproduce both leading and trailing edges with equal
precision. Each output is capable of driving up to 10 74LS loads. Dallas Semiconductor can customize
standard products to meet special needs. For special requests and rapid delivery, call (972) 371–4348.
1 of 6
111799
Could you please tell me where is the interface that the sound card uses to call the upper operating system to adjust the sound under WINCE?
I would like to ask you, my platform is PXA270, the sound driver uses AC97, now I want to adjust the sound by reusing the navigation key, that is, when the media player pops up, the navigation key bec...
aishangni Embedded System
[AT32WB415 Review] ADC Data Acquisition and Waveform Drawing
The AT32WB415 chip is equipped with a 2M sampling rate 12-bit A/D converter and 8 acquisition channels. The corresponding routine can be used for testing, and the effect is shown in Figure 1. Figure 1...
jinglixixi RF/Wirelessly
LM3S8962+ucos-ii+lwip+snmp transplantation problem
Hello everyone! Has anyone transplanted the SNMP that comes with lwip? I transplanted it according to the document under doc in lwip. After the transplantation, there is no problem accessing the inter...
hbyobg Real-time operating system RTOS
Elaborating appears during ISIM simulation, and simulation cannot be performed
[color=#666666]RT. Moreover, there are two tb_isim_beh.exe processes in the process management, which cannot be closed, and taskkill cannot kill this process. [/color] [color=#666666]Help, who has enc...
DestinyJX FPGA/CPLD
The official document of stm32CubeL4 seems to be wrong, please help to confirm!!!
[i=s]This post was last edited by flashtt on 2016-5-7 17:27[/i] [table=98%] [tr][td][float=right][img]http://gg.eefocus.com/www/delivery/lg.php?bannerid=0&campaignid=0&zoneid=462&loc=http%3A%2F%2Fwww....
flashtt stm32/stm8
ARM Getting Started Debugging Notes
Required Downloads...
yimingboy ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1206  1478  827  919  927  25  30  17  19  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号