EEWORLDEEWORLDEEWORLD

Part Number

Search

PLL502-35QCL-R

Description
IC,MISCELLANEOUS CLOCK GENERATOR,LLCC,16PIN,PLASTIC
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size355KB,9 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Parametric View All

PLL502-35QCL-R Overview

IC,MISCELLANEOUS CLOCK GENERATOR,LLCC,16PIN,PLASTIC

PLL502-35QCL-R Parametric

Parameter NameAttribute value
MakerMicrochip
package instructionQFN-16
Reach Compliance Codecompli
Other featuresTRI-STATE; ENABLE DISABLE FUNCTION
JESD-30 codeS-XQCC-N16
length3 mm
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature
Maximum output clock frequency25 MHz
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Encapsulate equivalent codeLCC16,.12SQ,20
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
power supply3/3.3 V
Certification statusNot Qualified
Maximum seat height0.8 mm
Maximum slew rate100 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
Temperature levelCOMMERCIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
width3 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
750kHz – 800MHz Low Phase Noise Multiplier VCXO
Universal Low Phase Noise IC’s
FEATURES
Selectable 750kHz to 800MHz range.
Low phase noise output (@ 10kHz frequency off-
set, -142dBc/Hz for 19.44MHz, -125dBc/Hz for
155.52MHz, -115dBc/Hz for 622.08MHz).
LVCMOS (PLL502-37), LVPECL (PLL502-35 and
PLL502-38) or LVDS (PLL502-39) output.
12MHz to 25MHz crystal input.
No external load capacitor or varicap required.
Output Enable selector.
Wide pull range (±200 ppm)
Selectable /16 to x32 frequency divider/multiplier.
3.3V operation.
Available in 16-Pin TSSOP or 16-pin 3x3mm QFN
GREEN/RoHS compliant packages.
PIN CONFIGURATION
(Top View)
VDD
XIN
XOUT
SEL3^
SEL2^
OE
VCON
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
SEL0^
SEL1^
GND
CLKC
VDD
CLKT
GND
GND
TSSOP-16L
SEL0^ / VDD*
10
The PLL502-35 (LVPECL with inverted OE), PLL502-
37 (LVCMOS), PLL502-38 (LVPECL), and PLL502-39
(LVDS) are high performance and low phase noise
VCXO IC chips. They provide phase noise perform-
ance as low as –125dBc at 10kHz offset (at 155MHz),
by multiplying the input crystal frequency up to 32x.
The wide pull range (±200 ppm) and very low jitter
make them ideal for a wide range of applications, in-
cluding SONET/SDH and FEC. They accept funda-
mental parallel resonant mode crystals from 12MHz to
25MHz.
VDD / GND*
DESCRIPTION
XOUT
SEL3^
SEL2^
OE
13
14
15
16
12
11
SEL1^
9
XIN
8
7
6
5
GND
CLKC
VDD
CLKT
P502-3x
1
2
3
4
VCON
GND
GND
BLOCK DIAGRAM
SEL[3:0]
OE
VCON
XIN
XOUT
Oscillator
Amplifier
w/
integrated
varicaps
PLL
(Phase
Locked
Loop)
^:
*:
QFN-16L
Internal pull-up
On 3x3 package, PLL502-35/-38 do not have SEL0 available: Pin 10
is VDD, pin 11 is GND. However, PLL502-37/-39 have SEL0 (pin
10), and pin11 is VDD. See pin assignment table for details.
CLKC
CLKT
OUTPUT ENABLE LOGICAL LEVELS
Part #
PLL502-38
OE
0 (Default)
1
0
1 (Default)
State
Output enabled
Tri-state
Tri-state
Output enabled
PLL by-pass
PLL502-3x
PLL502-35
PLL502-37
PLL502-39
OE input: Logical states defined by LVPECL levels for PLL502-38
Logical states defined by LVCMOS levels for PLL502-37/-39
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 9/23/08 Page 1
GND
Upgrading Solaris from 32-bit to 64-bit
I have a question, and I hope that friends from eeworld can help me. My job is to do embedded development, and I am a novice among novices. My main job now is to upgrade the Solaris system from 32-bit...
gcxiaoma Embedded System
Subform button display problem
[size=14px]The interface I want to display is as shown above. First, a large form is displayed. Click the query button, and a small form pops up. Now the large form is displayed. Click the query butto...
chenbingjy Real-time operating system RTOS
Huawei's internal hardware development and design process
In 2007, I went to a small company for an interview with two years of work experience. After the written test, the other party was very impressed with me. But at that time, he said: "I need to hire so...
赵玉田 DIY/Open Source Hardware
VSSA data sheet and actual design
I just checked the data sheet of stm32101c8, on page 13, there is a sentenceTranslate:VSSA, VDDA = 2.0 to 3.6 V: External analog power is provided to ADC, reset module, RCS and PLL (when using VDC, th...
乱起东城 stm32/stm8
Urgently hiring Linux Bluetooth development engineer with monthly salary of 10,000 [Shanghai]
Our company is looking for a Bluetooth development engineer for Linux. The company is located near Zhongshan Park in Shanghai. Salary: 10,000 RMB/month. Job requirements: 1. Proficient in LINUX system...
yx833 Linux and Android
High-performance cable standards and identification
In the 21st century, the integrated wiring system has entered an era of Category 6 UTP with a transmission rate of gigabit and an era of optical cable with a transmission rate of 10 gigabits. Especial...
maker Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 486  2250  2286  2075  188  10  46  47  42  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号