EM428M1644RTA-5F datasheet, PDF

Datasheet> All Categories > EM428M1644RTA-5F

Preview

EM428M1644RTA-5F: Description128Mb (2M】4Bank】16) Double DATA RATE SDRAM; File Size344KB，20 Pages; ManufacturerEOREX; Websitehttp://www.eorex.com

Download Datasheet Compare View All

EM428M1644RTA-5F Overview

128Mb (2M】4Bank】16) Double DATA RATE SDRAM

Preview

Download Datasheet

View All

eorex

Features

• Internal Double-Date-Rate architecture with 2

Accesses per clock cycle.

• VDD/VDDQ= 2.5V

±0.2V

for (-75 and -6)

• VDD/VDDQ= 2.6V

±0.1V

for (-5 )

• 2.5V SSTL-2 compatible I/O

• Burst Length (B/L) of 2, 4, 8

• 2,2.5,3 Clock read latency

• Bi-directional,intermittent data strobe(DQS)

• All inputs except data and DM are sampled

at the positive edge of the system clock.

• Data Mask (DM) for write data

• Sequential & Interleaved Burst type available

• Auto Precharge option for each burst accesses

• DQS edge-aligned with data for Read cycles

• DQS center-aligned with data for Write cycles

• DLL aligns DQ & DQS transitions with CLK’s

• Auto Refresh and Self Refresh

• 4,096 Refresh Cycles / 64ms

EM428M1644RTA

128Mb (2M

4Bank

16)

Double DATA RATE SDRAM

Description

The EM428M1644RTA is high speed Synchronous

graphic RAM fabricated with ultra high performance

CMOS process containing 134,217,728 bits which

organized as 2Meg words x 4 banks by 16 bits.

The 128Mb DDR SDRAM uses a double data rate

architecture to accomplish high-speed operation.

The data path internally prefetches multiple bits and

It transfers the datafor both rising and falling edges

of the system clock.It means the doubled data

bandwidth can be achieved at the I/O pins.

Available packages:TSOPII 66P 400mil.

Ordering Information

Part No

EM428M1644RTA-75F

EM428M1644RTA-6F

EM428M1644RTA-5F

Organization

8M X 16

Max. Freq

133MHz @CL2.5

166MHz @CL2.5

200MHz @CL3

Package

66pin TSOP(ll)

Grade

Commercial

Free

EM 42 8M 16 4 4 R T A - X F E

EOREX Memory

DDR SDRAM

Density

BM:

32 Mega

AM:

16 Mega

8M:

8 Mega

4M:

4 Mega

2M:

2 Mega

1M:

1 Mega

Organization

16:

x16

Refresh

Bank

4Bank

Grade

extended temp.

Package

Pb-free

Min Cycle Time (Max Freq.)

-5:

5ns (200MHz)

-6:

6ns (166MHz)

-75:

7.5ns (133MHz)

Revision

1st

Package

TSOP

Interface

2.5V

Apr. 2007

1/20

www.eorex.com

EM428M1644RTA-5F Related Products

	EM428M1644RTA-5F	EM428M1644RTA	EM428M1644RTA-6F	EM428M1644RTA-75F
Description	128Mb (2M】4Bank】16) Double DATA RATE SDRAM	128Mb (2M】4Bank】16) Double DATA RATE SDRAM	128Mb (2M】4Bank】16) Double DATA RATE SDRAM	128Mb (2M】4Bank】16) Double DATA RATE SDRAM

Recommended Resources

Electronic "Miss Manners" infrared receiving and voice circuit

LED light column drive circuit

KA2214 audio IC circuit

Small power circuit

Ceiling fan wireless remote control circuit

Power Tip 40: Common-Mode Current in Non-Isolated Power Supplies: Common-mode currents in non-isolated power supplies can be a source of electromagnetic interference (EMI) . Have you ever tried to eliminate them? In some high-voltage power supplies, such as those us...; 德州仪器 Analog electronics

How to create a hit product of 49 yuan NB-IOT locator?: NB-IOT locator is a general term, which can be electric vehicle tracker, pet locator, asset risk control, student badge, etc. There are several reasons why NB-IOT is needed: NB-IOT advantages! 1. Powe...; Jacktang RF/Wirelessly

Wang Jinming: "Verilog HDL Programming Tutorial": Wang Jinming: "Verilog HDL Programming Tutorial"...; heningbo FPGA/CPLD

I wrote about the noise and error analysis of differential amplifiers. I would like to ask experts to correct me.: I wrote about the noise and error analysis of integrated differential amplifiers and discrete differential amplifiers. I don't know if it is correct. Please give me some criticism.The operational ampl...; mazzz Analog electronics

Did googleman successfully port 6.0?: After reading Googleman's article about porting 2440 BSP to 6.0, I have the following questions: 1. Did you clone a 6.0 BSP first and then port the 5.0 BSP? 2. In your article about porting OAL, you m...; gueichun Embedded System

When debugging in Workbench, some file codes are not aligned. How to solve it?: For example, although I am using opposing conditions such as if() {} else {}, when I set a breakpoint and single-step debugging, both branches will be entered and the program will crash to an irreleva...; zhanghuiyang Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components