EEWORLDEEWORLDEEWORLD

Part Number

Search

DS1012Z-2

Description
Silicon Delay Line, 2-Func, 1-Tap, True Output, CMOS, PDSO8, 0.150 INCH, MINI, SOIC-8
Categorylogic    logic   
File Size52KB,7 Pages
ManufacturerMaxim
Websitehttps://www.maximintegrated.com/en.html
Download Datasheet Parametric View All

DS1012Z-2 Overview

Silicon Delay Line, 2-Func, 1-Tap, True Output, CMOS, PDSO8, 0.150 INCH, MINI, SOIC-8

DS1012Z-2 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Parts packaging codeSOIC
package instruction0.150 INCH, MINI, SOIC-8
Contacts8
Reach Compliance Codenot_compliant
Other featuresOUT2 IS INVERTED, OUT3 = D3 AND D4, OUT4 = D3 OR D4
series1000
Input frequency maximum value (fmax)16.6667 MHz
JESD-30 codeR-PDSO-G8
JESD-609 codee0
length4.9 mm
Logic integrated circuit typeSILICON DELAY LINE
Number of functions2
Number of taps/steps1
Number of terminals8
Maximum operating temperature70 °C
Minimum operating temperature
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP8,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Maximum supply current (ICC)70 mA
programmable delay lineNO
Prop。Delay @ Nom-Sup10 ns
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Total delay nominal (td)10 ns
width3.9 mm
Base Number Matches1
DS1012
DS1012
2-in-1 Sub-Miniature Silicon
Delay Line with Logic
FEATURES
PIN ASSIGNMENT
IN1
OUT3
OUT1
GND
1
2
3
4
8
7
6
5
V
CC
IN2
OUT2
OUT4
All-silicon time delay
53
µW
max. CMOS quiescent mode
Surface mount 8-pin mini-SOIC and standard 8-pin
DIP
2 independent buffered delays per input
Option of complemented output(s)
Option of timed AND, NAND, OR, NOR, XOR, XNOR,
HALF-XOR and HALF-XNOR logic outputs
DS1012M 8-PIN DIP (300 MIL)
See Mech. Drawings
Section
IN1
OUT3
OUT1
GND
1
2
3
4
8
7
6
5
V
CC
IN2
OUT2
OUT4
Delay tolerance:
±1.5
ns (delays: 3-10 ns),
±2.0
ns (delays: 11-40 ns)
Vapor phase, IR and wave solderability
Economical
TTL/CMOS-compatible
Quick turn prototypes
Custom delays and logic options available
DS1012Z 8-PIN SOIC (150 MIL)
See Mech. Drawings
Section
PIN DESCRIPTION
IN1, IN2
OUT1, OUT2
OUT3, OUT4
GND
V
CC
Inputs
Outputs (delays)
Outputs (delays, logic)
Ground
+5 Volts
DESCRIPTION
In its most simple configuration, the DS1012 2-in-1
Sub-Miniature Silicon Delay Line Chip provides two in-
puts, each of which in turn provides independent delays
to a pair of outputs. The DS1012-1 and DS1012-3 are
examples of catalog parts having this basic configura-
tion. Any of the four outputs can be inverted at the time
of manufacture.
For applications requiring two-input timed logic func-
tions, at the time of manufacture the simple delay on
OUT4 can be replaced by one of the following: OR,
NOR, XOR, or XNOR. Similarly, a timed AND, NAND,
HALF-XOR (D3 AND D4), or NOT HALF-XOR (D3 OR
D4) can be substituted for the simple delay on OUT3.
DS1012-2, DS1012-4, and DS1012-5 are examples of
catalog parts configured with logic functions on OUT3
and OUT4. Note that DS1012-2 also utilizes an output
inversion on OUT2.
In any configuration, delays D1 (t
D1
) and D2 (t
D2
) can be
specified within the range of ~3 ns to 10 ns. Delays D3
(t
D3
) and D4 (t
D4
) can be specified to have values be-
tween ~3 ns and 40 ns. The worst case leading edge
delay accuracy at nominal voltage and room tempera-
ture is
±2
ns. The DS1012 is offered in two packages: an
8-pin DIP and an 8-pin 150 mil wide mini-SOIC.
Dallas Semiconductor offers the DS1012 in a wide vari-
ety of custom delay and logic configurations. For special
requests and quick turn delivery, call (972) 371–4348.
021798 1/7
Ask: IIS and UDA1341 working principle
L3-interface is used to control volume, bass, etc. How is it controlled? What is the control signal? PWM pulse wave? Or something else?...
tryone Embedded System
AD7658 adbusy signal is normal, but the output is wrong
Dear forum friends, I'm using FPGA with an AD7658 chip recently, and outputting to FPGA in parallel. I found that the output is not readable, so I used chipscope to capture the signal line, as follows...
qq470373513 ADI Reference Circuit
How to distinguish between analog ground and digital ground?
What symbols are generally used when drawing circuit diagrams?...
smartygt Microcontroller MCU
【Fudan Micro FM33LC046N】AES Learning
There are five working modes of block ciphers: 1. Electronic Codebook Book (ECB); 2. Cipher Block Chaining (CBC); 3. Counter (CTR); 4. Cipher FeedBack (CFB); 5. Output FeedBack (OFB). The following ar...
常见泽1 Domestic Chip Exchange
The most commonly used fingerprint sensor model now? Swipe sensor!
Don't think it's discontinued... I'm so depressed. I looked for atmel's AT77CXXX series, but it seems to have been discontinued. I'm really speechless. Does anyone know a cheaper sensor of this type, ...
garybaso Embedded System
Development of TI LM3S8962 based on LabVIEW graphical interface - SubVI and function explanation
This is the explanation of the subVI and function in the second part. Forum friends who need it can download it and take a look! ~...
wanghongyang Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1054  2084  2591  2089  2382  22  42  53  43  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号